About the Execution of LoLA for BridgeAndVehicles-COL-V80P20N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2575015.00 | 0.00 | 0.00 | ??F?F?????TF?F?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400100113.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V80P20N10, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400100113
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 7.4K Apr 13 01:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Apr 13 01:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 00:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 13 00:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Apr 13 01:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 13 01:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 45K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717005212485
FORMULA BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717007787500
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 10 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 10 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 10 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13122
[[35mlola[0m][I] fired transitions : 26082
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/FNDP) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 188, Transitions: 2108
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 34 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL SRCH 0/3564 0/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 17 (type CNST) for 16 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 17 (type CNST) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-29 17:54:08] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 34 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 57 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 57 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 54 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 3371
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 48 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 48 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 3/323 2/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 157699 m, 31539 m/sec, 576597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 8/323 4/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 474400 m, 63340 m/sec, 1752023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 13/323 6/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 788473 m, 62814 m/sec, 2921124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 18/323 8/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 1100674 m, 62440 m/sec, 4083980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 23/323 10/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 1420463 m, 63957 m/sec, 5276907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 28/323 12/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 1758927 m, 67692 m/sec, 6539690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 33/323 14/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 2102326 m, 68679 m/sec, 7822673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 38/323 16/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 2450374 m, 69609 m/sec, 9122082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 43/323 18/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 2780486 m, 66022 m/sec, 10355683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 48/323 21/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 3118881 m, 67679 m/sec, 11619851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 53/323 23/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 3452603 m, 66744 m/sec, 12867802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 58/323 25/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 3779811 m, 65441 m/sec, 14091031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 63/323 27/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 4079008 m, 59839 m/sec, 15209494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 68/323 29/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 4414395 m, 67077 m/sec, 16463677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 73/323 31/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 4750838 m, 67288 m/sec, 17722353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 78/323 33/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 5031814 m, 56195 m/sec, 18903012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 83/323 35/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 5318036 m, 57244 m/sec, 20212166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 88/323 36/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 5610648 m, 58522 m/sec, 21557223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 93/323 38/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 5897946 m, 57459 m/sec, 22883294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 98/323 40/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 6170592 m, 54529 m/sec, 24145374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 103/323 42/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 6421744 m, 50230 m/sec, 25310776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 108/323 43/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 6690636 m, 53778 m/sec, 26559063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 113/323 45/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 6949002 m, 51673 m/sec, 27762719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 118/323 47/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 7232773 m, 56754 m/sec, 29083534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 123/323 49/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 7527917 m, 59028 m/sec, 30454950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 128/323 50/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 7801932 m, 54803 m/sec, 31731245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 133/323 52/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 8082622 m, 56138 m/sec, 33040776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 138/323 54/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 8356287 m, 54733 m/sec, 34317347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 143/323 55/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 8618193 m, 52381 m/sec, 35537719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 148/323 57/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 8914918 m, 59345 m/sec, 36923272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 153/323 59/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 9211948 m, 59406 m/sec, 38318389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 158/323 61/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 9507898 m, 59190 m/sec, 39697910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 163/323 63/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 9804779 m, 59376 m/sec, 41081830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 168/323 65/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 10100814 m, 59207 m/sec, 42458097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 173/323 67/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 10380746 m, 55986 m/sec, 43717376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 178/323 68/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 10674941 m, 58839 m/sec, 45063897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 183/323 70/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 10972486 m, 59509 m/sec, 46435623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 188/323 72/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 11271730 m, 59848 m/sec, 47818182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 193/323 74/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 11570050 m, 59664 m/sec, 49198658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 198/323 76/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 11869275 m, 59845 m/sec, 50586674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 203/323 78/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 12151327 m, 56410 m/sec, 51897028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 208/323 80/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 12425608 m, 54856 m/sec, 53167390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 213/323 81/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 12689735 m, 52825 m/sec, 54399044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 218/323 83/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 12949963 m, 52045 m/sec, 55610042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 223/323 84/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 13216959 m, 53399 m/sec, 56853563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 228/323 86/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 13501674 m, 56943 m/sec, 58180278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 233/323 88/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 13785604 m, 56786 m/sec, 59500651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 238/323 90/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 14063870 m, 55653 m/sec, 60799483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 243/323 92/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 14345998 m, 56425 m/sec, 62112153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 248/323 93/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 14627913 m, 56383 m/sec, 63426807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 253/323 95/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 14896501 m, 53717 m/sec, 64683712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 258/323 97/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 15188702 m, 58440 m/sec, 66043380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 263/323 99/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 15481668 m, 58593 m/sec, 67418153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 268/323 100/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 15769564 m, 57579 m/sec, 68732262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 273/323 102/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 16054201 m, 56927 m/sec, 70021274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 278/323 104/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 16349619 m, 59083 m/sec, 71373096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 283/323 106/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 16647671 m, 59610 m/sec, 72747536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 288/323 108/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 16947652 m, 59996 m/sec, 74130178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 293/323 110/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 17246376 m, 59744 m/sec, 75513836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 298/323 112/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 17546611 m, 60047 m/sec, 76902591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 303/323 114/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 17846037 m, 59885 m/sec, 78289737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 308/323 115/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 18119735 m, 54739 m/sec, 79560456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 313/323 117/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 18381918 m, 52436 m/sec, 80780532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 318/323 119/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 18659075 m, 55431 m/sec, 82071352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 323/323 120/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 18937230 m, 55631 m/sec, 83365135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 3234 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/323 2/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 174219 m, 34843 m/sec, 1046468 t fired, .
[[35mlola[0m][.] 32 CTL EXCL 5/3234 3/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 308682 m, -3725709 m/sec, 1136812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/323 3/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 335280 m, 32212 m/sec, 2054411 t fired, .
[[35mlola[0m][.] 32 CTL EXCL 10/294 5/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 611176 m, 60498 m/sec, 2260960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/323 4/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 520931 m, 37130 m/sec, 3225286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/323 5/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 716018 m, 39017 m/sec, 4460450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/323 7/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 912513 m, 39299 m/sec, 5702292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/323 8/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 1111003 m, 39698 m/sec, 6970707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/323 9/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 1310556 m, 39910 m/sec, 8242209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/323 10/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 1511705 m, 40229 m/sec, 9512040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/323 12/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 1700197 m, 37698 m/sec, 10715612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/323 13/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 1883799 m, 36720 m/sec, 11894658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/323 14/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 2060286 m, 35297 m/sec, 13032291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/323 15/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 2257409 m, 39424 m/sec, 14275208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/323 16/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 2453934 m, 39305 m/sec, 15532167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/323 18/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 2649832 m, 39179 m/sec, 16784121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/323 19/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 2849928 m, 40019 m/sec, 18067208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/323 20/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 3044723 m, 38959 m/sec, 19323226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/323 21/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 3240507 m, 39156 m/sec, 20588069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/323 23/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 3441377 m, 40174 m/sec, 21874283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/323 24/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 3643382 m, 40401 m/sec, 23156208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/323 25/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 3843833 m, 40090 m/sec, 24443319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/323 26/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4044680 m, 40169 m/sec, 25734474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/323 28/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4245294 m, 40122 m/sec, 27022966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/323 29/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4444652 m, 39871 m/sec, 28310775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/323 30/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4643375 m, 39744 m/sec, 29596439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/323 31/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4842679 m, 39860 m/sec, 30887442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/323 32/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 4987151 m, 28894 m/sec, 31973130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/323 33/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5137327 m, 30035 m/sec, 33166025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/323 34/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5291855 m, 30905 m/sec, 34404832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/323 35/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5457985 m, 33226 m/sec, 35746651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 150/323 36/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5626012 m, 33605 m/sec, 37114116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 155/323 38/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5794685 m, 33734 m/sec, 38479896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 160/323 39/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 5962184 m, 33499 m/sec, 39844990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 165/323 40/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6130390 m, 33641 m/sec, 41230720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 170/323 41/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6299283 m, 33778 m/sec, 42613431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 175/323 42/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6468787 m, 33900 m/sec, 43996096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 180/323 43/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6638046 m, 33851 m/sec, 45381880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 185/323 44/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6807023 m, 33795 m/sec, 46769116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 190/323 45/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 6975267 m, 33648 m/sec, 48154301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 195/323 46/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7144343 m, 33815 m/sec, 49567043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 200/323 47/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7315491 m, 34229 m/sec, 50947643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 205/323 48/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7484994 m, 33900 m/sec, 52354104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 210/323 49/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7654154 m, 33832 m/sec, 53742982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 215/323 50/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7823981 m, 33965 m/sec, 55141993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 220/323 51/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 7992614 m, 33726 m/sec, 56545461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 225/323 53/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 8161140 m, 33705 m/sec, 57934479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 230/323 54/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 8328513 m, 33474 m/sec, 59323413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 235/323 55/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 8497395 m, 33776 m/sec, 60720968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 240/323 56/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 8666016 m, 33724 m/sec, 62113991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 245/323 57/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 8834624 m, 33721 m/sec, 63507951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 250/323 58/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9002155 m, 33506 m/sec, 64896887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 255/323 59/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9170082 m, 33585 m/sec, 66288973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 260/323 60/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9337810 m, 33545 m/sec, 67681607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 265/323 61/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9505472 m, 33532 m/sec, 69074735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 270/323 62/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9672899 m, 33485 m/sec, 70466887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 275/323 63/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 9839933 m, 33406 m/sec, 71858034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 280/323 64/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10007306 m, 33474 m/sec, 73252880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 285/323 65/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10170117 m, 32562 m/sec, 74532887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 290/323 66/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10332392 m, 32455 m/sec, 75811926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 295/323 67/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10498358 m, 33193 m/sec, 77142200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 300/323 68/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10665745 m, 33477 m/sec, 78488566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 305/323 69/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10818634 m, 30577 m/sec, 79727961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 310/323 70/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 10977869 m, 31847 m/sec, 81023969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 315/323 71/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 11133125 m, 31051 m/sec, 82280547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 320/323 72/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 11295773 m, 32529 m/sec, 83607651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2909 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 531
[[35mlola[0m][I] fired transitions : 1062
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/323 2/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 163262 m, -2226502 m/sec, 977992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/323 3/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 338711 m, 35089 m/sec, 2076756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/323 4/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 517308 m, 35719 m/sec, 3201637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/323 5/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 697092 m, 35956 m/sec, 4343294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 2020
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 1347
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 480 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 673
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 57 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 576 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6985
[[35mlola[0m][I] fired transitions : 13314
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 48 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 721 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 5/721 2/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 203965 m, 40793 m/sec, 425208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 10/721 4/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 472804 m, 53767 m/sec, 1038992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 15/721 6/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 732768 m, 51992 m/sec, 1614028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 20/721 7/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 985439 m, 50534 m/sec, 2171336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 25/721 9/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 1235473 m, 50006 m/sec, 2730359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 30/721 10/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 1480299 m, 48965 m/sec, 3275188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 35/721 11/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 1727127 m, 49365 m/sec, 3827452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 40/721 13/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 1969035 m, 48381 m/sec, 4369803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 45/721 14/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 2209873 m, 48167 m/sec, 4912365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 50/721 16/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 2457382 m, 49501 m/sec, 5467609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 55/721 17/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 2704775 m, 49478 m/sec, 6025216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 60/721 18/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 2950232 m, 49091 m/sec, 6579408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 65/721 20/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 3184704 m, 46894 m/sec, 7112993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 70/721 21/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 3396891 m, 42437 m/sec, 7594688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 75/721 22/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 3630688 m, 46759 m/sec, 8123858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 80/721 24/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 3875074 m, 48877 m/sec, 8678090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 85/721 25/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 4112601 m, 47505 m/sec, 9212350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 90/721 26/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 4349388 m, 47357 m/sec, 9756870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 95/721 28/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 4591354 m, 48393 m/sec, 10303656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 100/721 29/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 4827898 m, 47308 m/sec, 10837374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 105/721 30/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 5064777 m, 47375 m/sec, 11382306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 110/721 32/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 5309906 m, 49025 m/sec, 11934991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 115/721 33/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 5530161 m, 44051 m/sec, 12438231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 120/721 34/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 5751867 m, 44341 m/sec, 12945211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 125/721 36/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 5985364 m, 46699 m/sec, 13472204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 130/721 37/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 6231113 m, 49149 m/sec, 14035933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 135/721 38/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 6472961 m, 48369 m/sec, 14581560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 140/721 40/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 6726394 m, 50686 m/sec, 15167267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 145/721 41/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 6964119 m, 47545 m/sec, 15711781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 150/721 43/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 7217464 m, 50669 m/sec, 16284578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 155/721 44/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 7463285 m, 49164 m/sec, 16851221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 160/721 45/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 7707803 m, 48903 m/sec, 17404324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 165/721 47/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 7957887 m, 50016 m/sec, 17978422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 170/721 48/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 8199933 m, 48409 m/sec, 18530089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 175/721 50/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 8448673 m, 49748 m/sec, 19096358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 180/721 51/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 8694950 m, 49255 m/sec, 19666258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 185/721 52/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 8936152 m, 48240 m/sec, 20207711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 190/721 54/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 9164799 m, 45729 m/sec, 20736034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 195/721 55/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 9385708 m, 44181 m/sec, 21244179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 200/721 56/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 9623590 m, 47576 m/sec, 21780290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 205/721 58/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 9868322 m, 48946 m/sec, 22346250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 210/721 59/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 10084378 m, 43211 m/sec, 22842941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 215/721 60/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 10302904 m, 43705 m/sec, 23333685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 220/721 61/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 10546956 m, 48810 m/sec, 23898517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 225/721 63/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 10787793 m, 48167 m/sec, 24453186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 230/721 64/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 11029854 m, 48412 m/sec, 24998427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 235/721 65/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 11278673 m, 49763 m/sec, 25574557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 240/721 67/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 11522628 m, 48791 m/sec, 26136674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 245/721 68/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 11766513 m, 48777 m/sec, 26691741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 250/721 70/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 12014299 m, 49557 m/sec, 27265246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 255/721 71/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 12256220 m, 48384 m/sec, 27822532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 260/721 72/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 12504807 m, 49717 m/sec, 28385629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 265/721 74/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 12759132 m, 50865 m/sec, 28973685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 270/721 75/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 13000034 m, 48180 m/sec, 29527614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 275/721 76/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 13221881 m, 44369 m/sec, 30040772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 280/721 78/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 13480676 m, 51759 m/sec, 30629285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 285/721 79/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 13720111 m, 47887 m/sec, 31182799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 290/721 80/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 13959392 m, 47856 m/sec, 31733558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 295/721 82/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 14170826 m, 42286 m/sec, 32222341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 300/721 83/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 14427118 m, 51258 m/sec, 32805161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 305/721 85/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 14679842 m, 50544 m/sec, 33390964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 310/721 86/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 14923345 m, 48700 m/sec, 33950345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 315/721 87/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 15154873 m, 46305 m/sec, 34485952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 320/721 89/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 15414311 m, 51887 m/sec, 35076180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 325/721 90/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 15666199 m, 50377 m/sec, 35659219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 330/721 91/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 15909358 m, 48631 m/sec, 36220058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 335/721 93/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 16140629 m, 46254 m/sec, 36754178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 340/721 94/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 16392012 m, 50276 m/sec, 37325557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 345/721 96/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 16643182 m, 50234 m/sec, 37907300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 350/721 97/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 16887269 m, 48817 m/sec, 38472218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 355/721 98/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 17130967 m, 48739 m/sec, 39033874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 360/721 100/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 17373137 m, 48434 m/sec, 39580666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 365/721 101/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 17628693 m, 51111 m/sec, 40172865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 370/721 102/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 17877923 m, 49846 m/sec, 40750427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 375/721 104/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 18121985 m, 48812 m/sec, 41316086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 380/721 105/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 18362141 m, 48031 m/sec, 41862105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 385/721 107/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 18618179 m, 51207 m/sec, 42453015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 390/721 108/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 18870193 m, 50402 m/sec, 43036748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 395/721 109/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 19115532 m, 49067 m/sec, 43604374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 400/721 111/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 19351388 m, 47171 m/sec, 44147063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 405/721 112/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 19597217 m, 49165 m/sec, 44700901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 410/721 114/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 19853070 m, 51170 m/sec, 45293670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 415/721 115/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 20102548 m, 49895 m/sec, 45871788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 420/721 116/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 20346423 m, 48775 m/sec, 46437449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 425/721 118/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 20580801 m, 46875 m/sec, 46976609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 430/721 119/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 20835194 m, 50878 m/sec, 47553786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 435/721 120/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 21087035 m, 50368 m/sec, 48137548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 440/721 122/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 21334669 m, 49526 m/sec, 48711054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 445/721 123/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 21577004 m, 48467 m/sec, 49272463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 450/721 125/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 21815418 m, 47682 m/sec, 49813691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 455/721 126/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 22070907 m, 51097 m/sec, 50405570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 460/721 127/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 22320210 m, 49860 m/sec, 50984221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 465/721 129/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 22563815 m, 48721 m/sec, 51548344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 470/721 130/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 22804995 m, 48236 m/sec, 52106731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 475/721 131/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 23048119 m, 48624 m/sec, 52661785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 480/721 133/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 23305009 m, 51378 m/sec, 53249474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 485/721 134/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 23558389 m, 50676 m/sec, 53838135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 490/721 136/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 23807047 m, 49731 m/sec, 54414173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 495/721 137/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 24049480 m, 48486 m/sec, 54975676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 500/721 138/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 24289391 m, 47982 m/sec, 55531235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 505/721 140/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 24531144 m, 48350 m/sec, 56084387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 510/721 141/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 24787616 m, 51294 m/sec, 56676221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 515/721 143/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 25039925 m, 50461 m/sec, 57257757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 520/721 144/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 25288172 m, 49649 m/sec, 57833700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 525/721 145/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 25510031 m, 44371 m/sec, 58346965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 530/721 146/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 25732124 m, 44418 m/sec, 58861758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 535/721 148/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 25941636 m, 41902 m/sec, 59346117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 540/721 149/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 26173130 m, 46298 m/sec, 59867374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 545/721 150/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 26428514 m, 51076 m/sec, 60456415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 550/721 152/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 26682185 m, 50734 m/sec, 61044346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 555/721 153/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 26932701 m, 50103 m/sec, 61631180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 560/721 154/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 27159006 m, 45261 m/sec, 62155712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 565/721 156/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 27398339 m, 47866 m/sec, 62710031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 570/721 157/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 27633407 m, 47013 m/sec, 63243054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 575/721 159/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 27885695 m, 50457 m/sec, 63823575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 580/721 160/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 28133468 m, 49554 m/sec, 64395407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 585/721 161/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 28384760 m, 50258 m/sec, 64977870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 590/721 163/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 28631060 m, 49260 m/sec, 65548865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 595/721 164/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 28874055 m, 48599 m/sec, 66113534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 600/721 165/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 29109092 m, 47007 m/sec, 66658056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 605/721 167/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 29348821 m, 47945 m/sec, 67192589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 610/721 168/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 29607810 m, 51797 m/sec, 67800845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 615/721 170/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 29858552 m, 50148 m/sec, 68379458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 620/721 171/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 30109016 m, 50092 m/sec, 68960106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 625/721 172/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 30357163 m, 49629 m/sec, 69535123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 630/721 174/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 30599132 m, 48393 m/sec, 70096813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 635/721 175/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 30830693 m, 46312 m/sec, 70632803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 640/721 176/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 31076113 m, 49084 m/sec, 71181749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 645/721 178/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 31336673 m, 52112 m/sec, 71793613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 650/721 179/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 31586018 m, 49869 m/sec, 72368942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 655/721 181/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 31835962 m, 49988 m/sec, 72948469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 660/721 182/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 32083702 m, 49548 m/sec, 73522568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 665/721 183/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 32324994 m, 48258 m/sec, 74082809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 670/721 185/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 32557329 m, 46467 m/sec, 74620811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 675/721 186/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 32799791 m, 48492 m/sec, 75161955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 680/721 187/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 33058382 m, 51718 m/sec, 75768223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 685/721 189/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 33282782 m, 44880 m/sec, 76286555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 690/721 190/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 33514750 m, 46393 m/sec, 76823522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 695/721 191/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 33748509 m, 46751 m/sec, 77371829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 700/721 193/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 33981516 m, 46601 m/sec, 77911377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 705/721 194/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 34216682 m, 47033 m/sec, 78455916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 710/721 195/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 34432459 m, 43155 m/sec, 78952640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 715/721 196/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 34683274 m, 50163 m/sec, 79518218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 720/721 198/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 34937662 m, 50877 m/sec, 80104699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 75 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 54 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 48 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 2159 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 5/719 2/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 221115 m, -6943309 m/sec, 464946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EFEG EXCL 10/719 4/5 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 494770 m, 54731 m/sec, 1087719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 75 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 1072 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 5/1072 5/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 665110 m, 133022 m/sec, 2391394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 10/1072 9/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 1386897 m, 144357 m/sec, 5043190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 15/1072 14/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 2112338 m, 145088 m/sec, 7720022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 20/1072 19/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 2836717 m, 144875 m/sec, 10398567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 25/1072 23/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 3559295 m, 144515 m/sec, 13074391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 30/1072 28/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 4271357 m, 142412 m/sec, 15723195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 35/1072 32/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 4893539 m, 124436 m/sec, 18491844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 40/1072 36/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 5513127 m, 123917 m/sec, 21313068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 45/1072 40/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 6126452 m, 122665 m/sec, 24125497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 50/1072 43/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 6736051 m, 121919 m/sec, 26927302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 55/1072 47/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 7340717 m, 120933 m/sec, 29715072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 60/1072 51/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 7911475 m, 114151 m/sec, 32352471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 65/1072 54/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 8444102 m, 106525 m/sec, 34821889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 70/1072 57/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 8976184 m, 106416 m/sec, 37197810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 75/1072 61/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 9543960 m, 113555 m/sec, 39738974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 80/1072 65/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 10152266 m, 121661 m/sec, 42507275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 85/1072 69/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 10760290 m, 121604 m/sec, 45287008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 90/1072 73/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 11366545 m, 121251 m/sec, 48067312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 95/1072 76/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 11968257 m, 120342 m/sec, 50838374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 100/1072 80/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 12565014 m, 119351 m/sec, 53590151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 105/1072 84/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 13151732 m, 117343 m/sec, 56308629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 110/1072 87/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 13696563 m, 108966 m/sec, 58821580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 115/1072 91/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 14248987 m, 110484 m/sec, 61220872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 120/1072 94/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 14842661 m, 118734 m/sec, 63903047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 125/1072 98/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 15418597 m, 115187 m/sec, 66527121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 130/1072 102/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 15996906 m, 115661 m/sec, 69171694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 135/1072 105/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 16561850 m, 112988 m/sec, 71772950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 140/1072 109/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 17161074 m, 119844 m/sec, 74522965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 145/1072 113/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 17753606 m, 118506 m/sec, 77256611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 150/1072 116/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 18339380 m, 117154 m/sec, 79963964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 155/1072 120/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 18878491 m, 107822 m/sec, 82454953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 160/1072 123/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 19474442 m, 119190 m/sec, 85044342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 165/1072 127/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 20022426 m, 109596 m/sec, 87508585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 170/1072 130/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 20563207 m, 108156 m/sec, 89969304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 175/1072 134/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 21101908 m, 107740 m/sec, 92425787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 180/1072 137/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 21651523 m, 109923 m/sec, 94948336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 185/1072 140/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 22185475 m, 106790 m/sec, 97399892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 190/1072 144/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 22715661 m, 106037 m/sec, 99834157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 195/1072 147/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 23271507 m, 111169 m/sec, 102401654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 200/1072 151/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 23840347 m, 113768 m/sec, 105020380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 205/1072 154/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 24417137 m, 115358 m/sec, 107677979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 210/1072 158/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 25006678 m, 117908 m/sec, 110251409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 215/1072 162/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 25612049 m, 121074 m/sec, 112966790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 220/1072 166/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 26214823 m, 120554 m/sec, 115695888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 225/1072 169/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 26814171 m, 119869 m/sec, 118431653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 230/1072 173/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 27413259 m, 119817 m/sec, 121173521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 235/1072 177/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 28008430 m, 119034 m/sec, 123901186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 240/1072 180/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 28598397 m, 117993 m/sec, 126611057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 245/1072 184/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 29185551 m, 117430 m/sec, 129320311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 250/1072 188/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 29773638 m, 117617 m/sec, 132035420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 255/1072 191/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 30359985 m, 117269 m/sec, 134741602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 260/1072 195/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 30943746 m, 116752 m/sec, 137293504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 265/1072 199/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 31547087 m, 120668 m/sec, 139979031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 270/1072 202/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 32146975 m, 119977 m/sec, 142692213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 275/1072 206/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 32742595 m, 119124 m/sec, 145402001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 280/1072 210/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 33335275 m, 118536 m/sec, 148108900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 285/1072 213/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 33926192 m, 118183 m/sec, 150820660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 290/1072 217/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 34512849 m, 117331 m/sec, 153511790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 295/1072 221/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 35092346 m, 115899 m/sec, 156175578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 300/1072 224/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 35669405 m, 115411 m/sec, 158835481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 305/1072 228/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 36247436 m, 115606 m/sec, 161498970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 310/1072 231/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 36822144 m, 114941 m/sec, 164154982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 315/1072 235/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 37395815 m, 114734 m/sec, 166669336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 320/1072 239/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 37990713 m, 118979 m/sec, 169306590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 325/1072 242/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 38587151 m, 119287 m/sec, 171995713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 330/1072 246/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 39179383 m, 118446 m/sec, 174686659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 335/1072 250/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 39766762 m, 117475 m/sec, 177371267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 340/1072 253/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 40353210 m, 117289 m/sec, 180051524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-12: CTL 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 345/1072 257/2000 BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01 40932779 m, 115913 m/sec, 182714181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-02: EF false skeleton: state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-10: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-11: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-13: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-14: CTL false state space /EU[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-15: CTL true state space /EFEG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-01: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P20N10"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V80P20N10, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400100113"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P20N10.tgz
mv BridgeAndVehicles-COL-V80P20N10 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;