About the Execution of LoLA for BridgeAndVehicles-COL-V50P50N20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.535 | 2308677.00 | 2333109.00 | 1116.40 | ?????????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400100097.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V50P50N20, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400100097
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 6.0K Apr 13 02:08 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Apr 13 02:08 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Apr 13 02:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 13 02:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.9K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 03:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 13 03:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 03:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 107K Apr 13 03:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 42K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717003592681
FORMULA BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717005901358
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 138, Transitions: 2348
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 43 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 21 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] planning for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 3/326 1/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 170229 m, 34045 m/sec, 874596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 8/326 3/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 642789 m, 94512 m/sec, 3381644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 13/326 6/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 1191494 m, 109741 m/sec, 6352396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 18/326 8/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 1751461 m, 111993 m/sec, 9361546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 23/326 10/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 2220741 m, 93856 m/sec, 11995246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 28/326 12/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 2706554 m, 97162 m/sec, 14917839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 33/326 14/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 3211819 m, 101053 m/sec, 17955437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 38/326 17/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 3727997 m, 103235 m/sec, 21071579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 43/326 19/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 4211236 m, 96647 m/sec, 23875460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 48/326 20/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 4643484 m, 86449 m/sec, 26334801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 53/326 22/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 5112647 m, 93832 m/sec, 29092635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 58/326 24/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 5576198 m, 92710 m/sec, 31835492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 63/326 27/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 6079383 m, 100637 m/sec, 34812217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 68/326 29/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 6554921 m, 95107 m/sec, 37601234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 73/326 30/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 6985621 m, 86140 m/sec, 39993610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 78/326 32/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 7422492 m, 87374 m/sec, 42486048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 83/326 34/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 7906079 m, 96717 m/sec, 45302485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 88/326 36/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 8399714 m, 98727 m/sec, 48213677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 93/326 39/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 8904959 m, 101049 m/sec, 51153253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 98/326 41/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 9417189 m, 102446 m/sec, 54151306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 103/326 43/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 9848757 m, 86313 m/sec, 56527197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 108/326 45/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 10300802 m, 90409 m/sec, 59075500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 113/326 47/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 10773536 m, 94546 m/sec, 61819090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 118/326 49/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 11259456 m, 97184 m/sec, 64641145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 123/326 51/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 11757189 m, 99546 m/sec, 67514198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 128/326 53/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 12231392 m, 94840 m/sec, 70253716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 133/326 55/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 12736169 m, 100955 m/sec, 73177321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 138/326 57/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 13156072 m, 83980 m/sec, 75505349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 143/326 59/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 13599742 m, 88734 m/sec, 77982568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 148/326 61/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 14042708 m, 88593 m/sec, 80533417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 153/326 63/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 14515023 m, 94463 m/sec, 83288569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 158/326 65/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 15001228 m, 97241 m/sec, 86076617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 163/326 67/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 15468853 m, 93525 m/sec, 88784378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 168/326 69/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 15968815 m, 99992 m/sec, 91692252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 173/326 71/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 16452702 m, 96777 m/sec, 94443723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 178/326 73/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 16869912 m, 83442 m/sec, 96769053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 183/326 74/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 17309843 m, 87986 m/sec, 99238564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 188/326 76/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 17769124 m, 91856 m/sec, 101898574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 193/326 78/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 18237909 m, 93757 m/sec, 104590856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 198/326 80/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 18717333 m, 95884 m/sec, 107356038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 203/326 82/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 19205212 m, 97575 m/sec, 110190353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 208/326 85/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 19700633 m, 99084 m/sec, 113071028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 213/326 87/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 20195573 m, 98988 m/sec, 115899859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 218/326 89/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 20639417 m, 88768 m/sec, 118396841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 223/326 90/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 21060508 m, 84218 m/sec, 120752754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 228/326 92/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 21498561 m, 87610 m/sec, 123228198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 233/326 94/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 21958419 m, 91971 m/sec, 125900547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 238/326 96/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 22425747 m, 93465 m/sec, 128603154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 243/326 98/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 22902065 m, 95263 m/sec, 131371345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 248/326 100/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 23383812 m, 96349 m/sec, 134124537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 253/326 102/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 23874523 m, 98142 m/sec, 137001679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 258/326 104/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 24363155 m, 97726 m/sec, 139819592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 263/326 107/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 24858833 m, 99135 m/sec, 142672658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 268/326 108/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 25265433 m, 81320 m/sec, 144932841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 273/326 110/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 25688525 m, 84618 m/sec, 147306896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 278/326 112/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 26129435 m, 88182 m/sec, 149827667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 283/326 114/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 26583226 m, 90758 m/sec, 152458381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 288/326 116/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 27049871 m, 93329 m/sec, 155161521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 293/326 118/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 27519003 m, 93826 m/sec, 157861147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 298/326 120/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 28001001 m, 96399 m/sec, 160691708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 303/326 122/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 28482528 m, 96305 m/sec, 163485185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 308/326 124/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 28970955 m, 97685 m/sec, 166299390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 313/326 126/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 29461422 m, 98093 m/sec, 169146199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 318/326 128/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 29909846 m, 89684 m/sec, 171686782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 323/326 130/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 30322122 m, 82455 m/sec, 174012437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 3259 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 313
[[35mlola[0m][I] fired transitions : 313
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 5/325 3/5 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 485917 m, -5967241 m/sec, 2540912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 10/325 5/5 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 1039255 m, 110667 m/sec, 5523746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/360 4/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 696229 m, 139245 m/sec, 2466869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/360 6/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 1372239 m, 135202 m/sec, 5223551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/360 9/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 2037560 m, 133064 m/sec, 7907438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/360 12/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 2696984 m, 131884 m/sec, 10548794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/360 15/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 3351729 m, 130949 m/sec, 13148017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/360 18/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 4002631 m, 130180 m/sec, 15714943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/360 21/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 4651718 m, 129817 m/sec, 18280046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/360 23/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 5293928 m, 128442 m/sec, 20839438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/360 26/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 5931170 m, 127448 m/sec, 23428468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/360 29/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 6575109 m, 128787 m/sec, 25927627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/360 31/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 7214524 m, 127883 m/sec, 28578954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/360 34/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 7873478 m, 131790 m/sec, 31163195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/360 37/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 8513546 m, 128013 m/sec, 33802110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/360 40/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 9164489 m, 130188 m/sec, 36284472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/360 43/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 9801653 m, 127432 m/sec, 38928457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/360 45/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 10451073 m, 129884 m/sec, 41394482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/360 48/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 11087395 m, 127264 m/sec, 44020375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/360 51/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 11734231 m, 129367 m/sec, 46495827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/360 53/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 12367680 m, 126689 m/sec, 49077577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/360 56/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 13009078 m, 128279 m/sec, 51589967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/360 59/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 13648764 m, 127937 m/sec, 54133781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/360 62/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 14278270 m, 125901 m/sec, 56776764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/360 64/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 14925001 m, 129346 m/sec, 59199684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/360 67/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 15559403 m, 126880 m/sec, 61796335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/360 70/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 16189988 m, 126117 m/sec, 64316559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/360 73/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 16829980 m, 127998 m/sec, 66806130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/360 75/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 17437591 m, 121522 m/sec, 69319366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/360 78/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 18055465 m, 123574 m/sec, 71772072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/360 80/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 18671106 m, 123128 m/sec, 74173047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/360 83/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 19300781 m, 125935 m/sec, 76774697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/360 86/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 19929814 m, 125806 m/sec, 79329217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 160/360 89/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 20569209 m, 127879 m/sec, 81779743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 165/360 91/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 21199320 m, 126022 m/sec, 84366749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 170/360 94/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 21826184 m, 125372 m/sec, 87027020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 175/360 97/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 22467577 m, 128278 m/sec, 89420813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 180/360 99/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 23105712 m, 127627 m/sec, 92004982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 185/360 102/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 23703550 m, 119567 m/sec, 94515074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 190/360 105/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 24327643 m, 124818 m/sec, 97003932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 195/360 107/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 24968541 m, 128179 m/sec, 99488180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 200/360 110/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 25599766 m, 126245 m/sec, 102082634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 205/360 113/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 26220820 m, 124210 m/sec, 104701725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 210/360 115/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 26851908 m, 126217 m/sec, 107153960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 215/360 118/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 27490520 m, 127722 m/sec, 109672293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 220/360 121/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 28122278 m, 126351 m/sec, 112291162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 225/360 123/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 28747035 m, 124951 m/sec, 114944268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 230/360 126/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 29373817 m, 125356 m/sec, 117372369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 235/360 129/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 30009058 m, 127048 m/sec, 119871039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 240/360 131/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 30638961 m, 125980 m/sec, 122470808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 245/360 134/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 31262538 m, 124715 m/sec, 125124438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 250/360 137/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 31885478 m, 124588 m/sec, 127626778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 255/360 139/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 32520308 m, 126966 m/sec, 130076755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 260/360 142/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 33147952 m, 125528 m/sec, 132627857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 265/360 145/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 33772906 m, 124990 m/sec, 135274157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 270/360 147/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 34391477 m, 123714 m/sec, 137931354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 275/360 150/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 35022912 m, 126287 m/sec, 140279534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 280/360 153/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 35659260 m, 127269 m/sec, 142841503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 285/360 156/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 36283444 m, 124836 m/sec, 145429141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 290/360 158/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 36909406 m, 125192 m/sec, 148100565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 295/360 161/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 37532032 m, 124525 m/sec, 150711109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 300/360 164/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 38160233 m, 125640 m/sec, 153054105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 305/360 166/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 38787577 m, 125468 m/sec, 155582147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 310/360 169/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 39417691 m, 126022 m/sec, 158231103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 315/360 172/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 40036649 m, 123791 m/sec, 160873881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 320/360 174/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 40659448 m, 124559 m/sec, 163447621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 325/360 177/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 41287996 m, 125709 m/sec, 165821078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 330/360 180/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 41914050 m, 125210 m/sec, 168348624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 335/360 182/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 42544419 m, 126073 m/sec, 171008102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 340/360 185/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 43165607 m, 124237 m/sec, 173655465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 345/360 188/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 43789379 m, 124754 m/sec, 176343361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 350/360 190/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 44410680 m, 124260 m/sec, 178603073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 355/360 193/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 45039636 m, 125791 m/sec, 181125407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 360/360 196/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 45663084 m, 124689 m/sec, 183726499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 2879 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 878
[[35mlola[0m][I] fired transitions : 2101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/359 4/5 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 712959 m, -8990025 m/sec, 2538687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 409 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 413
[[35mlola[0m][I] fired transitions : 412
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 21 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 573 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/573 4/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 727148 m, 145429 m/sec, 1992576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/573 8/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 1569425 m, 168455 m/sec, 4394045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/573 11/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 2327435 m, 151602 m/sec, 6714948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/573 14/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 3018568 m, 138226 m/sec, 9188360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/573 17/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 3748062 m, 145898 m/sec, 11849358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/573 20/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 4476398 m, 145667 m/sec, 14503527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/573 23/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 5137518 m, 132224 m/sec, 16777584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/573 26/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 5839732 m, 140442 m/sec, 19323086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/573 30/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 6572270 m, 146507 m/sec, 21997238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/573 33/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 7272976 m, 140141 m/sec, 24495647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/573 36/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 7940116 m, 133428 m/sec, 26786286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/573 39/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 8643274 m, 140631 m/sec, 29333225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/573 42/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 9370112 m, 145367 m/sec, 31988030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/573 45/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 10100802 m, 146138 m/sec, 34624910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/573 48/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 10748921 m, 129623 m/sec, 36780478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/573 51/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 11436688 m, 137553 m/sec, 39249072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/573 55/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 12148359 m, 142334 m/sec, 41837901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/573 58/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 12884673 m, 147262 m/sec, 44514145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/573 61/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 13575698 m, 138205 m/sec, 46934304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/573 64/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 14234468 m, 131754 m/sec, 49154903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/573 67/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 14923110 m, 137728 m/sec, 51621245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/573 70/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 15636634 m, 142704 m/sec, 54203098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/573 73/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 16281767 m, 129026 m/sec, 56546717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/573 76/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 16980679 m, 139782 m/sec, 59101117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/573 79/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 17605725 m, 125009 m/sec, 61140471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/573 82/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 18270693 m, 132993 m/sec, 63462398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/573 85/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 18960216 m, 137904 m/sec, 65939292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/573 88/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 19648487 m, 137654 m/sec, 68429592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/573 91/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 20344810 m, 139264 m/sec, 70960092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/573 94/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 21032822 m, 137602 m/sec, 73451337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/573 97/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 21653673 m, 124170 m/sec, 75475336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/573 100/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 22313471 m, 131959 m/sec, 77761370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/573 103/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 22997842 m, 136874 m/sec, 80213405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 170/573 106/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 23697557 m, 139943 m/sec, 82741088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 175/573 109/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 24414973 m, 143483 m/sec, 85341595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 180/573 112/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 25140676 m, 145140 m/sec, 87987075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 185/573 115/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 25785778 m, 129020 m/sec, 90171535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 190/573 118/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 26392692 m, 121382 m/sec, 92189521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 195/573 120/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 27038015 m, 129064 m/sec, 94479111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 200/573 123/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 27704279 m, 133252 m/sec, 96872917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 205/573 127/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 28402296 m, 139603 m/sec, 99379747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 210/573 130/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 29115370 m, 142614 m/sec, 101969677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 215/573 133/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 29836653 m, 144256 m/sec, 104597167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 220/573 136/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 30488745 m, 130418 m/sec, 106844628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 225/573 139/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 31119515 m, 126154 m/sec, 108925759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 230/573 141/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 31777063 m, 131509 m/sec, 111219927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 235/573 144/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 32454014 m, 135390 m/sec, 113637568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 240/573 147/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 33146324 m, 138462 m/sec, 116137628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 245/573 151/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 33851584 m, 141052 m/sec, 118689982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 250/573 154/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 34567217 m, 143126 m/sec, 121291173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 255/573 157/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 35290109 m, 144578 m/sec, 123926646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 260/573 160/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 35890870 m, 120152 m/sec, 126146314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 265/573 163/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 36533234 m, 128472 m/sec, 128635173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 270/573 166/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 37181187 m, 129590 m/sec, 131029861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 275/573 168/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 37809929 m, 125748 m/sec, 133056327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 280/573 171/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 38422035 m, 122421 m/sec, 135104638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 285/573 174/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 39073307 m, 130254 m/sec, 137390758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 290/573 177/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 39754308 m, 136200 m/sec, 139802996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 295/573 180/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 40449989 m, 139136 m/sec, 142291843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 300/573 183/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 41157831 m, 141568 m/sec, 144825782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 305/573 186/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 41876236 m, 143681 m/sec, 147417363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 310/573 189/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 42604396 m, 145632 m/sec, 150053190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 315/573 192/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 43291176 m, 137356 m/sec, 152485996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 320/573 195/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 43900735 m, 121911 m/sec, 154447528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 325/573 198/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 44534811 m, 126815 m/sec, 156550750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 330/573 201/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 45188227 m, 130683 m/sec, 158818769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 335/573 204/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 45856665 m, 133687 m/sec, 161180594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 340/573 207/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 46542908 m, 137248 m/sec, 163625719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 345/573 210/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 47240901 m, 139598 m/sec, 166123605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 350/573 213/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 47892725 m, 130364 m/sec, 168468531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 355/573 216/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 48608550 m, 143165 m/sec, 171052295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 360/573 219/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 49302509 m, 138791 m/sec, 173551379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 365/573 222/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 49975917 m, 134681 m/sec, 175947305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 370/573 224/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 50575654 m, 119947 m/sec, 177885299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 375/573 227/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 51208179 m, 126505 m/sec, 179975764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 380/573 230/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 51830096 m, 124383 m/sec, 182114729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 385/573 233/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 52487941 m, 131569 m/sec, 184431373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 390/573 236/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 53136158 m, 129643 m/sec, 186734945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 395/573 239/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 53827089 m, 138186 m/sec, 189201962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 400/573 242/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 54527248 m, 140031 m/sec, 191714489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 405/573 245/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 55234657 m, 141481 m/sec, 194264425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 410/573 248/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 55954804 m, 144029 m/sec, 196861833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 415/573 251/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 56678554 m, 144750 m/sec, 199474451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 420/573 254/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 57308436 m, 125976 m/sec, 201674466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 425/573 257/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 57905452 m, 119403 m/sec, 203612047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 430/573 259/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 58531455 m, 125200 m/sec, 205693333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 435/573 262/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 59175144 m, 128737 m/sec, 207904981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 440/573 265/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 59833854 m, 131742 m/sec, 210224345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 445/573 268/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 60505571 m, 134343 m/sec, 212612829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 450/573 271/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 61189835 m, 136852 m/sec, 215057316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 455/573 274/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 61881513 m, 138335 m/sec, 217541005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 460/573 277/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 62583182 m, 140333 m/sec, 220067547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 465/573 280/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 63295915 m, 142546 m/sec, 222635041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 470/573 283/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 64012823 m, 143381 m/sec, 225231224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 475/573 287/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 64730208 m, 143477 m/sec, 227837017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 480/573 289/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 65297696 m, 113497 m/sec, 229726508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 485/573 292/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 65903876 m, 121236 m/sec, 231712050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 490/573 294/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 66531152 m, 125455 m/sec, 233806240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 495/573 297/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 67171239 m, 128017 m/sec, 236035968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 500/573 300/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 67829283 m, 131608 m/sec, 238340358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 505/573 303/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 68495575 m, 133258 m/sec, 240716570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 510/573 306/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 69175278 m, 135940 m/sec, 243145294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 515/573 309/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 69840465 m, 133037 m/sec, 245523233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 520/573 312/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 70505642 m, 133035 m/sec, 247914743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 525/573 315/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 71165587 m, 131989 m/sec, 250312290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 530/573 318/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 71861292 m, 139141 m/sec, 252827440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 535/573 321/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 72520871 m, 131915 m/sec, 255212863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 540/573 324/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 73200224 m, 135870 m/sec, 257673431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 545/573 326/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 73714078 m, 102770 m/sec, 259399894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 550/573 329/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 74304159 m, 118016 m/sec, 261326181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 555/573 331/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 74914297 m, 122027 m/sec, 263365731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 560/573 334/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 75538783 m, 124897 m/sec, 265514760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 565/573 336/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 76123357 m, 116914 m/sec, 267568704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 570/573 339/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 76738101 m, 122948 m/sec, 269733725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 573 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 2294 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/573 4/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 743752 m, 148750 m/sec, 2700415 t fired, .
[[35mlola[0m][.] 13 CTL EXCL 5/2294 4/5 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 716531 m, -15204314 m/sec, 1962200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/573 7/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 1549735 m, 161196 m/sec, 5728588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/573 10/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 2247555 m, 139564 m/sec, 8624601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/573 13/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 2941356 m, 138760 m/sec, 11757327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/573 16/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 3653213 m, 142371 m/sec, 14997214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/573 19/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 4270545 m, 123466 m/sec, 17637225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/573 22/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 4943842 m, 134659 m/sec, 20677780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/573 25/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 5636416 m, 138514 m/sec, 23816648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/573 28/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 6315791 m, 135875 m/sec, 26799177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/573 30/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 6964635 m, 129768 m/sec, 29638108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/573 33/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 7637667 m, 134606 m/sec, 32684658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/573 36/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 8328349 m, 138136 m/sec, 35823030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/573 39/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 8997608 m, 133851 m/sec, 38744199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/573 42/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 9635563 m, 127591 m/sec, 41519335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/573 45/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 10296196 m, 132126 m/sec, 44496818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/573 48/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 10974598 m, 135680 m/sec, 47580456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/573 50/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 11664113 m, 137903 m/sec, 50732068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/573 53/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 12290907 m, 125358 m/sec, 53341082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/573 56/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 12933099 m, 128438 m/sec, 56195735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/573 59/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 13593398 m, 132059 m/sec, 59178014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/573 61/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 14215764 m, 124473 m/sec, 62008727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/573 64/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 14886516 m, 134150 m/sec, 65070321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/573 67/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 15496106 m, 121918 m/sec, 67628787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/573 69/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 16114314 m, 123641 m/sec, 70333645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/573 72/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 16742748 m, 125686 m/sec, 73160636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/573 75/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 17386317 m, 128713 m/sec, 76073164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/573 78/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 18049358 m, 132608 m/sec, 79106078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/573 81/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 18721695 m, 134467 m/sec, 82178855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/573 83/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 19329653 m, 121591 m/sec, 84661783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/573 86/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 19951793 m, 124428 m/sec, 87394078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/573 88/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 20592037 m, 128048 m/sec, 90270901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/573 91/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 21245847 m, 130762 m/sec, 93233223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/573 94/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 21906262 m, 132083 m/sec, 96241546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/573 97/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 22517675 m, 122282 m/sec, 99040137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/573 99/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 23115996 m, 119664 m/sec, 101562864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/573 102/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 23695216 m, 115844 m/sec, 104040739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/573 104/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 24322498 m, 125456 m/sec, 106826961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/573 107/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 24964870 m, 128474 m/sec, 109723663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/573 110/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 25603396 m, 127705 m/sec, 112619360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/573 113/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 26257427 m, 130806 m/sec, 115607192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/573 115/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 26920003 m, 132515 m/sec, 118642708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/573 118/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 27547213 m, 125442 m/sec, 121282760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/573 121/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 28145220 m, 119601 m/sec, 123833161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/573 123/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 28771682 m, 125292 m/sec, 126611813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/573 126/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 29406167 m, 126897 m/sec, 129471257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/573 129/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 30053303 m, 129427 m/sec, 132402271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/573 132/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 30706262 m, 130591 m/sec, 135380377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/573 134/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 31366939 m, 132135 m/sec, 138401545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/573 137/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 32025391 m, 131690 m/sec, 141414415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/573 140/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 32683021 m, 131526 m/sec, 144434902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/573 143/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 33356420 m, 134679 m/sec, 147530589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 260/573 145/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 33967722 m, 122260 m/sec, 150023822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 265/573 148/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 34587233 m, 123902 m/sec, 152694717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 270/573 151/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 35218542 m, 126261 m/sec, 155498620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 275/573 154/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 35869437 m, 130179 m/sec, 158412076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 280/573 156/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 36521998 m, 130512 m/sec, 161355407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 285/573 159/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 37108097 m, 117219 m/sec, 164015738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 290/573 161/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 37746873 m, 127755 m/sec, 166921037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 295/573 164/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 38396127 m, 129850 m/sec, 169879299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 300/573 167/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 38979166 m, 116607 m/sec, 172424911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 305/573 169/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 39533660 m, 110898 m/sec, 174698168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 310/573 171/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 40084089 m, 110085 m/sec, 177056076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 315/573 174/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 40666213 m, 116424 m/sec, 179623395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 320/573 176/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 41263234 m, 119404 m/sec, 182290251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 325/573 179/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 41891665 m, 125686 m/sec, 185114479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 330/573 182/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 42520447 m, 125756 m/sec, 187963932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 335/573 185/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 43162066 m, 128323 m/sec, 190871739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 340/573 187/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 43800151 m, 127617 m/sec, 193785938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 345/573 190/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 44448086 m, 129587 m/sec, 196750522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 350/573 193/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 45077670 m, 125916 m/sec, 199434279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 355/573 195/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 45663933 m, 117252 m/sec, 201864042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 360/573 198/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 46231217 m, 113456 m/sec, 204305449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 365/573 200/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 46784768 m, 110710 m/sec, 206748519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 370/573 202/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 47328317 m, 108709 m/sec, 209183674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 375/573 205/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 47903823 m, 115101 m/sec, 211764206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 380/573 207/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 48517481 m, 122731 m/sec, 214544466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 385/573 210/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 49155909 m, 127685 m/sec, 217431495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 390/573 213/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 49794624 m, 127743 m/sec, 220339373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 395/573 215/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 50428153 m, 126705 m/sec, 223232028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 400/573 218/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 51059149 m, 126199 m/sec, 226116176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 405/573 220/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 51607976 m, 109765 m/sec, 228402125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 410/573 223/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 52146723 m, 107749 m/sec, 230639107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 415/573 225/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 52684580 m, 107571 m/sec, 232945945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 420/573 227/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 53244955 m, 112075 m/sec, 235418862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 425/573 230/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 53820161 m, 115041 m/sec, 237988592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 430/573 232/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 54387528 m, 113473 m/sec, 240533633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 435/573 235/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 54994710 m, 121436 m/sec, 243278074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 440/573 237/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 55618173 m, 124692 m/sec, 246100091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 445/573 240/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 56208004 m, 117966 m/sec, 248783038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 450/573 242/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 56792185 m, 116836 m/sec, 251454223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 455/573 245/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 57386340 m, 118831 m/sec, 254167819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 460/573 248/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 58002214 m, 123174 m/sec, 256980222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 465/573 250/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 58585271 m, 116611 m/sec, 259403444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 470/573 253/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 59173152 m, 117576 m/sec, 261850721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 475/573 255/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 59776460 m, 120661 m/sec, 264447705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 480/573 258/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 60355365 m, 115781 m/sec, 267005824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 485/573 260/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 60957951 m, 120517 m/sec, 269698096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 490/573 263/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 61575873 m, 123584 m/sec, 272475535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-01: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-05: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-07: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-08: EFAG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-13: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 495/573 265/2000 BridgeAndVehicles-COL-V50P50N20-CTLCardinality-2024-03 62211258 m, 127077 m/sec, 275350162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V50P50N20"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V50P50N20, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400100097"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V50P50N20.tgz
mv BridgeAndVehicles-COL-V50P50N20 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;