About the Execution of LoLA for BridgeAndVehicles-COL-V50P20N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13070.523 | 1161206.00 | 1184841.00 | 183.30 | F?FTF?TTTFT?TTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400000083.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V50P20N50, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400000083
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 5.7K Apr 13 01:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 48K Apr 13 01:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 13 01:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 13 01:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 03:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 13 03:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 03:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 03:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 44K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-13
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717002045512
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m] [1m[33mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m] [1m[33mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR false state space /EU[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1161 secs. Pages in use: 449
BK_STOP 1717003206718
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/EQUN) for 53 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 53 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15 (obsolete)
[[35mlola[0m][I] Places: 168, Transitions: 5408
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 14 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 47 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 115
[[35mlola[0m][I] fired transitions : 116
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-10
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-29 17:01:11] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 53 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 3/274 1/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 82575 m, 16515 m/sec, 113245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 8/274 4/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 342174 m, 51919 m/sec, 480371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 13/274 7/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 626567 m, 56878 m/sec, 886050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 18/274 9/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 880174 m, 50721 m/sec, 1386087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 23/274 11/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 1114355 m, 46836 m/sec, 1840857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 28/274 13/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 1343782 m, 45885 m/sec, 2304769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 33/274 15/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 1578047 m, 46853 m/sec, 2766752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 38/274 17/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 1801615 m, 44713 m/sec, 3226859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 43/274 19/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 2002406 m, 40158 m/sec, 3635300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 48/274 21/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 2207569 m, 41032 m/sec, 4053958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 53/274 23/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 2443595 m, 47205 m/sec, 4542166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 58/274 26/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 2680082 m, 47297 m/sec, 5030002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 63/274 28/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 2917879 m, 47559 m/sec, 5519046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 68/274 30/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 3150872 m, 46598 m/sec, 6010767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 73/274 32/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 3372480 m, 44321 m/sec, 6475277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 78/274 34/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 3580073 m, 41518 m/sec, 6906052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 83/274 36/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 3791820 m, 42349 m/sec, 7350343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 88/274 38/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 3990082 m, 39652 m/sec, 7769036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 93/274 40/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 4218668 m, 45717 m/sec, 8252420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 98/274 42/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 4454850 m, 47236 m/sec, 8748528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 103/274 44/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 4689056 m, 46841 m/sec, 9244775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 108/274 46/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 4923534 m, 46895 m/sec, 9744756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 113/274 48/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 5162211 m, 47735 m/sec, 10250788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 118/274 51/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 5397373 m, 47032 m/sec, 10751545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 123/274 53/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 5632458 m, 47017 m/sec, 11251413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 128/274 55/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 5867333 m, 46975 m/sec, 11754977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 133/274 57/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 6106055 m, 47744 m/sec, 12267245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 138/274 59/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 6342684 m, 47325 m/sec, 12771467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 143/274 61/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 6578066 m, 47076 m/sec, 13276038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 148/274 64/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 6813919 m, 47170 m/sec, 13781566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 153/274 66/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 7049581 m, 47132 m/sec, 14290169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 158/274 68/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 7287408 m, 47565 m/sec, 14802177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 163/274 70/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 7523446 m, 47207 m/sec, 15308851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 168/274 72/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 7763691 m, 48049 m/sec, 15823857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 173/274 74/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 8002660 m, 47793 m/sec, 16342125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 178/274 77/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 8238863 m, 47240 m/sec, 16851838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 183/274 79/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 8482825 m, 48792 m/sec, 17380806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 188/274 81/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 8725612 m, 48557 m/sec, 17905732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 193/274 83/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 8968287 m, 48535 m/sec, 18428704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 198/274 85/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 9208559 m, 48054 m/sec, 18948414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 203/274 88/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 9445022 m, 47292 m/sec, 19461670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 208/274 90/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 9689048 m, 48805 m/sec, 19990918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 213/274 92/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 9914298 m, 45050 m/sec, 20480317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 218/274 94/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 10151207 m, 47381 m/sec, 20993100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 223/274 96/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 10386993 m, 47157 m/sec, 21507015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 228/274 98/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 10621903 m, 46982 m/sec, 22020632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 233/274 100/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 10841182 m, 43855 m/sec, 22494946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 238/274 103/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 11078567 m, 47477 m/sec, 23011245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 243/274 105/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 11323211 m, 48928 m/sec, 23545326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 248/274 107/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 11567934 m, 48944 m/sec, 24077089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 253/274 109/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 11811971 m, 48807 m/sec, 24612054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 258/274 111/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 12055028 m, 48611 m/sec, 25139422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 263/274 114/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 12295862 m, 48166 m/sec, 25667565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 268/274 116/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 12534524 m, 47732 m/sec, 26187580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 273/274 118/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 12781247 m, 49344 m/sec, 26726597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11
[[35mlola[0m][I] time limit : 3290 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 407
[[35mlola[0m][I] fired transitions : 407
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/274 3/5 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 265511 m, -2503147 m/sec, 373519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/328 3/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 348029 m, 69605 m/sec, 971052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 10/328 7/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 832662 m, 96926 m/sec, 2350070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 15/328 11/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 1302890 m, 94045 m/sec, 3692591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 20/328 15/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 1787792 m, 96980 m/sec, 5082004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 25/328 19/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 2307407 m, 103923 m/sec, 6572137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 30/328 24/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 2837152 m, 105949 m/sec, 8095548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 35/328 27/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 3257323 m, 84034 m/sec, 10081310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 40/328 29/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 3631997 m, 74934 m/sec, 12349879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 45/328 31/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 3966719 m, 66944 m/sec, 14380977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 50/328 33/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 4300731 m, 66802 m/sec, 16428125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 55/328 35/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 4635956 m, 67045 m/sec, 18583777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 60/328 38/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 4990071 m, 70823 m/sec, 20703647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 65/328 40/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 5319105 m, 65806 m/sec, 22717719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 70/328 42/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 5658993 m, 67977 m/sec, 24937242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 75/328 44/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 6030310 m, 74263 m/sec, 27040439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 80/328 46/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 6350218 m, 63981 m/sec, 28925148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 85/328 49/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 6703505 m, 70657 m/sec, 30960308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 90/328 51/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 7069911 m, 73281 m/sec, 33120834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 95/328 53/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 7436569 m, 73331 m/sec, 35652160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 100/328 56/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 7831691 m, 79024 m/sec, 37999303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 105/328 58/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 8200939 m, 73849 m/sec, 40153011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 110/328 60/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 8559658 m, 71743 m/sec, 42620170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 115/328 63/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 8962838 m, 80636 m/sec, 44996065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 120/328 65/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 9319167 m, 71265 m/sec, 47009339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 125/328 68/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 9696627 m, 75492 m/sec, 49630610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 130/328 70/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 10080182 m, 76711 m/sec, 51803189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 135/328 73/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 10442424 m, 72448 m/sec, 54304465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 140/328 75/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 10839747 m, 79464 m/sec, 56566951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 145/328 78/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 11231284 m, 78307 m/sec, 58884361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 150/328 80/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 11590812 m, 71905 m/sec, 61244370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 155/328 82/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 11981651 m, 78167 m/sec, 63487954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 160/328 84/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 12302746 m, 64219 m/sec, 65620824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 165/328 87/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 12643476 m, 68146 m/sec, 67977407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 170/328 89/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 13000907 m, 71486 m/sec, 69878184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 175/328 91/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 13382467 m, 76312 m/sec, 72538438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 180/328 94/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 13737717 m, 71050 m/sec, 74370407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 185/328 96/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 14138927 m, 80242 m/sec, 77170705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 190/328 99/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 14501899 m, 72594 m/sec, 79051308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 195/328 101/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 14884232 m, 76466 m/sec, 81700369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 200/328 104/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 15282808 m, 79715 m/sec, 84067598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 205/328 106/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 15611344 m, 65707 m/sec, 86071503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 210/328 108/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 16000658 m, 77862 m/sec, 88789088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 215/328 111/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 16357922 m, 71452 m/sec, 90563519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 220/328 113/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 16739845 m, 76384 m/sec, 93216362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 225/328 115/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 17082519 m, 68534 m/sec, 95582341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 230/328 117/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 17434816 m, 70459 m/sec, 97294438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 235/328 120/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 17795959 m, 72228 m/sec, 99825674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 240/328 122/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 18203234 m, 81455 m/sec, 102141014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 245/328 124/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 18508750 m, 61103 m/sec, 103997156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 250/328 127/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 18924672 m, 83184 m/sec, 106909936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 255/328 129/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 19315009 m, 78067 m/sec, 108841887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 260/328 131/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 19628047 m, 62607 m/sec, 110987538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 265/328 134/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 20040890 m, 82568 m/sec, 113876926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 270/328 137/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 20427997 m, 77421 m/sec, 115747592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 275/328 139/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 20743206 m, 63041 m/sec, 117913185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 280/328 141/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 21135122 m, 78383 m/sec, 120654964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 285/328 144/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 21526423 m, 78260 m/sec, 122613870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 291/328 145/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 21784649 m, 51645 m/sec, 124284240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 296/328 148/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 22195750 m, 82220 m/sec, 127169727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 301/328 150/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 22564133 m, 73676 m/sec, 129654008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 306/328 152/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 22903656 m, 67904 m/sec, 131196775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 311/328 155/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 23293112 m, 77891 m/sec, 133900531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 316/328 157/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 23679171 m, 77211 m/sec, 136606907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 321/328 160/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 24049706 m, 74107 m/sec, 138246958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 326/328 162/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 24389644 m, 67987 m/sec, 140598914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05
[[35mlola[0m][I] time limit : 2949 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5509
[[35mlola[0m][I] fired transitions : 7959
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/327 4/5 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 429108 m, -4792107 m/sec, 1201324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 24 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03
[[35mlola[0m][I] time limit : 367 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02
[[35mlola[0m][I] time limit : 419 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 411
[[35mlola[0m][I] fired transitions : 411
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 11 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01
[[35mlola[0m][I] time limit : 489 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 5/489 4/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 409764 m, 81952 m/sec, 1171066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 10/489 9/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 905683 m, 99183 m/sec, 2614940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 15/489 13/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 1403699 m, 99603 m/sec, 4067555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 20/489 18/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 1925014 m, 104263 m/sec, 5595363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 25/489 23/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 2438514 m, 102700 m/sec, 7100266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 30/489 27/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 2967322 m, 105761 m/sec, 8657661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 35/489 31/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 3407652 m, 88066 m/sec, 10157269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 40/489 35/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 3804586 m, 79386 m/sec, 11661270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 45/489 39/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 4220576 m, 83198 m/sec, 13234749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 50/489 43/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 4641468 m, 84178 m/sec, 14818660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 55/489 46/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 5067392 m, 85184 m/sec, 16419414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 60/489 50/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 5494651 m, 85451 m/sec, 18011719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 65/489 54/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 5931975 m, 87464 m/sec, 19645657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 70/489 58/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 6353903 m, 84385 m/sec, 21203391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 75/489 62/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 6796234 m, 88466 m/sec, 22869802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 80/489 65/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 7189482 m, 78649 m/sec, 24352272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 85/489 69/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 7572404 m, 76584 m/sec, 25797061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 90/489 72/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 7971779 m, 79875 m/sec, 27305933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 95/489 76/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 8364838 m, 78611 m/sec, 28778482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 100/489 79/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 8771412 m, 81314 m/sec, 30318257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 105/489 83/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 9174650 m, 80647 m/sec, 31833561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 110/489 86/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 9570266 m, 79123 m/sec, 33305457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 115/489 90/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 9987624 m, 83471 m/sec, 34869620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 120/489 94/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 10387163 m, 79907 m/sec, 36355399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 125/489 97/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 10787522 m, 80071 m/sec, 37855069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 130/489 100/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 11186672 m, 79830 m/sec, 39342073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 135/489 104/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 11566394 m, 75944 m/sec, 40803521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 140/489 107/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 11939599 m, 74641 m/sec, 42207921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 145/489 111/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 12318007 m, 75681 m/sec, 43632521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 150/489 114/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 12691922 m, 74783 m/sec, 45038118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 155/489 117/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 13059552 m, 73526 m/sec, 46422202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 160/489 120/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 13416310 m, 71351 m/sec, 47753032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 165/489 124/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 13800770 m, 76892 m/sec, 49201454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 170/489 127/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 14170049 m, 73855 m/sec, 50574970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 175/489 130/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 14542728 m, 74535 m/sec, 51974092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 180/489 133/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 14918436 m, 75141 m/sec, 53402835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 185/489 137/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 15278504 m, 72013 m/sec, 54757376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 190/489 140/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 15652373 m, 74773 m/sec, 56148167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 195/489 143/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 16014833 m, 72492 m/sec, 57532694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 200/489 146/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 16384140 m, 73861 m/sec, 58918907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 205/489 149/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 16737477 m, 70667 m/sec, 60247403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 210/489 153/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 17112607 m, 75026 m/sec, 61651722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 215/489 156/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 17481388 m, 73756 m/sec, 63032563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 220/489 159/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 17844345 m, 72591 m/sec, 64394988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 225/489 162/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 18195966 m, 70324 m/sec, 65714090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 230/489 165/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 18553400 m, 71486 m/sec, 67057601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 235/489 169/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 18908382 m, 70996 m/sec, 68393275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 240/489 172/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 19288473 m, 76018 m/sec, 69824069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 245/489 175/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 19674236 m, 77152 m/sec, 71273246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 250/489 179/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 20064269 m, 78006 m/sec, 72740365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 255/489 182/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 20429740 m, 73094 m/sec, 74129787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 260/489 185/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 20829021 m, 79856 m/sec, 75618006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 265/489 188/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 21198131 m, 73822 m/sec, 77025908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 270/489 192/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 21594597 m, 79293 m/sec, 78543073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 275/489 195/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 21970519 m, 75184 m/sec, 79947616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 280/489 198/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 22319317 m, 69759 m/sec, 81255286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 285/489 201/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 22664321 m, 69000 m/sec, 82537707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 290/489 204/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 23027113 m, 72558 m/sec, 83891084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 295/489 208/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 23374871 m, 69551 m/sec, 85191521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 300/489 211/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 23739809 m, 72987 m/sec, 86572050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 305/489 214/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 24098840 m, 71806 m/sec, 87906228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 310/489 217/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 24462496 m, 72731 m/sec, 89270715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 315/489 220/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 24835130 m, 74526 m/sec, 90690512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 320/489 223/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 25195209 m, 72015 m/sec, 92043723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 325/489 227/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 25577903 m, 76538 m/sec, 93477747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 330/489 230/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 25959995 m, 76418 m/sec, 94939199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 335/489 233/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 26335659 m, 75132 m/sec, 96334786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 340/489 236/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 26702908 m, 73449 m/sec, 97736044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 345/489 240/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 27093567 m, 78131 m/sec, 99227342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 350/489 243/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 27476261 m, 76538 m/sec, 100658469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 355/489 246/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 27851631 m, 75074 m/sec, 102066649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 360/489 249/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 28224248 m, 74523 m/sec, 103490324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 365/489 252/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 28566642 m, 68478 m/sec, 104766337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 370/489 256/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 28922626 m, 71196 m/sec, 106087666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 375/489 259/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 29284255 m, 72325 m/sec, 107440759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 380/489 262/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 29639465 m, 71042 m/sec, 108769643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 385/489 265/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 29989142 m, 69935 m/sec, 110067903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 390/489 268/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 30338664 m, 69904 m/sec, 111380210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 395/489 271/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 30676712 m, 67609 m/sec, 112647402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 400/489 274/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 31034279 m, 71513 m/sec, 114010908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 405/489 277/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 31384724 m, 70089 m/sec, 115318971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 410/489 280/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 31759859 m, 75027 m/sec, 116751200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 415/489 283/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 32098634 m, 67755 m/sec, 118006554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 420/489 286/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 32454780 m, 71229 m/sec, 119363501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 425/489 289/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 32809789 m, 71001 m/sec, 120711203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 430/489 293/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 33197644 m, 77571 m/sec, 122191545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 435/489 296/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 33571853 m, 74841 m/sec, 123574786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 440/489 299/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 33939192 m, 73467 m/sec, 124970954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 445/489 302/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 34308985 m, 73958 m/sec, 126374416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 450/489 305/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 34678201 m, 73843 m/sec, 127775964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 455/489 308/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 35023718 m, 69103 m/sec, 129108440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 460/489 311/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 35334665 m, 62189 m/sec, 130256037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 465/489 314/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 35687592 m, 70585 m/sec, 131561476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 470/489 317/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 36030134 m, 68508 m/sec, 132828555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 475/489 320/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 36381271 m, 70227 m/sec, 134134942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 480/489 323/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 36724112 m, 68568 m/sec, 135419144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 485/489 326/2000 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 37075134 m, 70204 m/sec, 136737695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 12 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 53 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] time limit : 489 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 11 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01
[[35mlola[0m][I] time limit : 2449 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR false state space /EU[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 5/489 5/5 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 433341 m, -7328358 m/sec, 1239585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 12 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-LTLCardinality-15: AR false state space /EU[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12
[[35mlola[0m][I] time limit : 609 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07
[[35mlola[0m][I] time limit : 813 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14
[[35mlola[0m][I] time limit : 1219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 410
[[35mlola[0m][I] fired transitions : 411
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08
[[35mlola[0m][I] time limit : 2439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V50P20N50"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V50P20N50, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400000083"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V50P20N50.tgz
mv BridgeAndVehicles-COL-V50P20N50 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;