About the Execution of LoLA for BridgeAndVehicles-COL-V50P20N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.659 | 2965435.00 | 3501198.00 | 3253.50 | ??T????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400000082.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V50P20N50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400000082
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 5.7K Apr 13 01:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 48K Apr 13 01:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 13 01:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 13 01:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 03:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 13 03:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 03:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 03:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 44K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717002028281
FORMULA BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717004993716
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 10 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 10 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 10 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] Places: 168, Transitions: 5408
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 46 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 1 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 4/170 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 87829 m, 17565 m/sec, 339633 t fired, .
[[35mlola[0m][.] 76 EF STEQ 0/3580 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 92 (type FNDP) for 10 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 92 (type FNDP) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 33 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 4 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 3 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 9/199 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 257865 m, 34007 m/sec, 982307 t fired, .
[[35mlola[0m][.] 76 EF STEQ 5/1786 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 sara not yet started (preprocessing).
[[35mlola[0m][.] 79 EF STEQ 1/1788 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 85 EF STEQ 3/1190 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 49 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 4 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 14/199 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 459420 m, 40311 m/sec, 1761809 t fired, .
[[35mlola[0m][.] 79 EF STEQ 6/1784 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 85 EF STEQ 8/1783 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 2/1786 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 3 2 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 19/199 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 662367 m, 40589 m/sec, 2553336 t fired, .
[[35mlola[0m][.] 79 EF STEQ 11/1778 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 85 EF STEQ 13/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 1/1783 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 100 (type EQUN) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 2 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 24/199 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 854850 m, 38496 m/sec, 3306512 t fired, .
[[35mlola[0m][.] 79 EF STEQ 16/3560 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 6/3560 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 0/1780 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 33 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 2 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 29/199 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 1060695 m, 41169 m/sec, 4113021 t fired, .
[[35mlola[0m][.] 87 EF STEQ 4/3559 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 11/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 5/3560 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 2 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 34/199 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 1270839 m, 42028 m/sec, 4937670 t fired, .
[[35mlola[0m][.] 98 EF STEQ 16/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 10/3560 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 2 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 39/199 9/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 1496871 m, 45206 m/sec, 5823669 t fired, .
[[35mlola[0m][.] 98 EF STEQ 21/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 15/3560 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 100 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 44/199 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 1700999 m, 40825 m/sec, 6628047 t fired, .
[[35mlola[0m][.] 98 EF STEQ 26/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 49/199 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 1920864 m, 43973 m/sec, 7493542 t fired, .
[[35mlola[0m][.] 98 EF STEQ 31/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 54/199 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2158262 m, 47479 m/sec, 8428187 t fired, .
[[35mlola[0m][.] 98 EF STEQ 36/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 59/199 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2392261 m, 46799 m/sec, 9351102 t fired, .
[[35mlola[0m][.] 98 EF STEQ 41/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 64/199 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2618826 m, 45313 m/sec, 10246144 t fired, .
[[35mlola[0m][.] 98 EF STEQ 46/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 69/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2841351 m, 44505 m/sec, 11126506 t fired, .
[[35mlola[0m][.] 98 EF STEQ 51/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 74/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2891168 m, 9963 m/sec, 11993250 t fired, .
[[35mlola[0m][.] 98 EF STEQ 56/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 79/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2891168 m, 0 m/sec, 13094771 t fired, .
[[35mlola[0m][.] 98 EF STEQ 61/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 84/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2891168 m, 0 m/sec, 14241721 t fired, .
[[35mlola[0m][.] 98 EF STEQ 66/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 89/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2891168 m, 0 m/sec, 15421327 t fired, .
[[35mlola[0m][.] 98 EF STEQ 71/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 94/199 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2891168 m, 0 m/sec, 16636003 t fired, .
[[35mlola[0m][.] 98 EF STEQ 76/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 99/199 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 2954038 m, 12574 m/sec, 17524811 t fired, .
[[35mlola[0m][.] 98 EF STEQ 81/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 104/199 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3029337 m, 15059 m/sec, 18231995 t fired, .
[[35mlola[0m][.] 98 EF STEQ 86/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 109/199 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3088739 m, 11880 m/sec, 18820567 t fired, .
[[35mlola[0m][.] 98 EF STEQ 91/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 114/199 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3149812 m, 12214 m/sec, 19424359 t fired, .
[[35mlola[0m][.] 98 EF STEQ 96/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 119/199 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3243843 m, 18806 m/sec, 20254574 t fired, .
[[35mlola[0m][.] 98 EF STEQ 101/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 124/199 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3339695 m, 19170 m/sec, 21096495 t fired, .
[[35mlola[0m][.] 98 EF STEQ 106/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 129/199 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3447908 m, 21642 m/sec, 22003071 t fired, .
[[35mlola[0m][.] 98 EF STEQ 111/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 134/199 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3566137 m, 23645 m/sec, 22973038 t fired, .
[[35mlola[0m][.] 98 EF STEQ 116/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 139/199 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3685749 m, 23922 m/sec, 23960294 t fired, .
[[35mlola[0m][.] 98 EF STEQ 121/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 144/199 23/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3809359 m, 24722 m/sec, 24988728 t fired, .
[[35mlola[0m][.] 98 EF STEQ 126/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 149/199 23/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 3950261 m, 28180 m/sec, 26100529 t fired, .
[[35mlola[0m][.] 98 EF STEQ 131/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 154/199 24/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4087933 m, 27534 m/sec, 27174809 t fired, .
[[35mlola[0m][.] 98 EF STEQ 136/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 159/199 25/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4211983 m, 24810 m/sec, 28195560 t fired, .
[[35mlola[0m][.] 98 EF STEQ 141/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 164/199 26/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4372877 m, 32178 m/sec, 29414800 t fired, .
[[35mlola[0m][.] 98 EF STEQ 146/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 169/199 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4499197 m, 25264 m/sec, 30438505 t fired, .
[[35mlola[0m][.] 98 EF STEQ 151/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 174/199 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4658137 m, 31788 m/sec, 31619759 t fired, .
[[35mlola[0m][.] 98 EF STEQ 156/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 179/199 28/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4812400 m, 30852 m/sec, 32834355 t fired, .
[[35mlola[0m][.] 98 EF STEQ 161/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 184/199 29/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 4945146 m, 26549 m/sec, 33886962 t fired, .
[[35mlola[0m][.] 98 EF STEQ 166/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 189/199 30/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 5108837 m, 32738 m/sec, 35070342 t fired, .
[[35mlola[0m][.] 98 EF STEQ 171/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 194/199 31/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 5273310 m, 32894 m/sec, 36331168 t fired, .
[[35mlola[0m][.] 98 EF STEQ 176/3566 0/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 199/199 32/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 5434757 m, 32289 m/sec, 37571765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 89 (type EXCL) for 49 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 3380 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 89 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 200
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 2/211 1/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 78906 m, -1071170 m/sec, 304087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 7/211 2/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 255970 m, 35412 m/sec, 976152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 12/211 3/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 469924 m, 42790 m/sec, 1802952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 17/211 5/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 690806 m, 44176 m/sec, 2665098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 57 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 5/223 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 396286 m, 79257 m/sec, 1435570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 10/223 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 796961 m, 80135 m/sec, 2944976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 15/223 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 1209519 m, 82511 m/sec, 4470222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 20/223 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 1620943 m, 82284 m/sec, 5936716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 25/223 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 2047652 m, 85341 m/sec, 7411273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 30/223 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 2482380 m, 86945 m/sec, 8817881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 35/223 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14 2936496 m, 90823 m/sec, 10145646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2971385
[[35mlola[0m][I] fired transitions : 10239803
[[35mlola[0m][I] time used : 36
[[35mlola[0m][I] memory pages used : 17
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 377
[[35mlola[0m][I] fired transitions : 376
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 407
[[35mlola[0m][I] fired transitions : 407
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 407
[[35mlola[0m][I] fired transitions : 813
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 4/331 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 111493 m, 22298 m/sec, 660809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 9/331 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 242563 m, 26214 m/sec, 1500600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 14/331 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 374431 m, 26373 m/sec, 2346733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 19/331 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 503350 m, 25783 m/sec, 3172702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 24/331 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 633774 m, 26084 m/sec, 4009360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 29/331 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 764288 m, 26102 m/sec, 4846980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 34/331 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 893775 m, 25897 m/sec, 5675972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 39/331 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1024339 m, 26112 m/sec, 6513759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 44/331 9/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1155460 m, 26224 m/sec, 7355344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 49/331 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1283112 m, 25530 m/sec, 8172702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 54/331 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1412479 m, 25873 m/sec, 9002829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 59/331 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1542185 m, 25941 m/sec, 9835107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 64/331 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1657843 m, 23131 m/sec, 10576091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 69/331 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1780365 m, 24504 m/sec, 11361122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 74/331 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 1900596 m, 24046 m/sec, 12132291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 79/331 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2023165 m, 24513 m/sec, 12918488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 84/331 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2153094 m, 25985 m/sec, 13752696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 89/331 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2280374 m, 25456 m/sec, 14567107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 94/331 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2410028 m, 25930 m/sec, 15399164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 99/331 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2539567 m, 25907 m/sec, 16230766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 104/331 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05 2665174 m, 25121 m/sec, 17034642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2761502
[[35mlola[0m][I] fired transitions : 17653428
[[35mlola[0m][I] time used : 108
[[35mlola[0m][I] memory pages used : 21
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 1/356 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 92447 m, 18489 m/sec, 265295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 6/356 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 546422 m, 90795 m/sec, 1839217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 11/356 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 971802 m, 85076 m/sec, 3316264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 16/356 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 1421282 m, 89896 m/sec, 4874472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 21/356 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 1868537 m, 89451 m/sec, 6424872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 26/356 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 2314873 m, 89267 m/sec, 7975627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 31/356 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03 2758870 m, 88799 m/sec, 9514323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2938384
[[35mlola[0m][I] fired transitions : 10149889
[[35mlola[0m][I] time used : 34
[[35mlola[0m][I] memory pages used : 22
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 2/397 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 111751 m, 22350 m/sec, 335057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 7/397 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 311523 m, 39954 m/sec, 1029799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 12/397 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 511944 m, 40084 m/sec, 1725418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 17/397 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 709488 m, 39508 m/sec, 2414888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 22/397 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 908369 m, 39776 m/sec, 3105284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 27/397 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 1092356 m, 36797 m/sec, 3746809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 32/397 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 1288369 m, 39202 m/sec, 4430838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 37/397 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 1486412 m, 39608 m/sec, 5118164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 42/397 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 1682807 m, 39279 m/sec, 5803550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 47/397 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 1880126 m, 39463 m/sec, 6488402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 52/397 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 2076646 m, 39304 m/sec, 7173963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 57/397 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 2272716 m, 39214 m/sec, 7854262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 62/397 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 2468558 m, 39168 m/sec, 8538031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 67/397 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 2665124 m, 39313 m/sec, 9220893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 2 0 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 72/397 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00 2852471 m, 37469 m/sec, 9878789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2872424
[[35mlola[0m][I] fired transitions : 9955730
[[35mlola[0m][I] time used : 73
[[35mlola[0m][I] memory pages used : 21
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 4/443 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 123235 m, 24647 m/sec, 340995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 9/443 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 272384 m, 29829 m/sec, 734616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 14/443 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 448818 m, 35286 m/sec, 1225177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 19/443 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 621759 m, 34588 m/sec, 1710989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 24/443 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 804120 m, 36472 m/sec, 2225679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 29/443 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 988650 m, 36906 m/sec, 2747171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 34/443 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1162403 m, 34750 m/sec, 3241307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 39/443 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1349286 m, 37376 m/sec, 3770446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 44/443 9/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1549416 m, 40026 m/sec, 4340042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 49/443 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1745138 m, 39144 m/sec, 4897502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 54/443 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1943878 m, 39748 m/sec, 5464194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 59/443 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2144759 m, 40176 m/sec, 6037602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 64/443 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2350342 m, 41116 m/sec, 6625052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 69/443 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2558236 m, 41578 m/sec, 7219525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 74/443 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2752466 m, 38846 m/sec, 7777488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 79/443 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2942190 m, 37944 m/sec, 8360296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 84/443 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3091001 m, 29762 m/sec, 8907710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 89/443 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3251019 m, 32003 m/sec, 9485748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 94/443 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3424301 m, 34656 m/sec, 10122967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 99/443 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3600453 m, 35230 m/sec, 10771739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 104/443 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3785145 m, 36938 m/sec, 11447466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 109/443 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3968302 m, 36631 m/sec, 12116437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 114/443 23/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4164805 m, 39300 m/sec, 12832065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 119/443 24/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4356957 m, 38430 m/sec, 13534586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 124/443 25/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4556273 m, 39863 m/sec, 14260195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 129/443 26/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4762585 m, 41262 m/sec, 15007431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 135/443 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4953870 m, 38257 m/sec, 15709383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 140/443 28/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5166341 m, 42494 m/sec, 16485514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 145/443 29/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5388158 m, 44363 m/sec, 17279404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 150/443 31/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5582780 m, 38924 m/sec, 17998842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 155/443 32/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5817626 m, 46969 m/sec, 18835366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 160/443 33/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6019342 m, 40343 m/sec, 19578208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 165/443 34/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6264221 m, 48975 m/sec, 20444616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 170/443 35/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6430145 m, 33184 m/sec, 21062957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 175/443 36/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6579967 m, 29964 m/sec, 21608430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 180/443 37/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6749129 m, 33832 m/sec, 22219432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 185/443 38/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6924998 m, 35173 m/sec, 22868388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 190/443 39/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7110584 m, 37117 m/sec, 23549655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 195/443 40/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7306501 m, 39183 m/sec, 24263943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 200/443 41/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7498143 m, 38328 m/sec, 24970949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 205/443 42/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7694474 m, 39266 m/sec, 25691645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 210/443 43/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7898876 m, 40880 m/sec, 26440135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 215/443 44/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8111756 m, 42576 m/sec, 27216852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 220/443 45/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8334021 m, 44453 m/sec, 28024100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 225/443 46/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8534478 m, 40091 m/sec, 28758988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 230/443 47/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8767145 m, 46533 m/sec, 29612055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 235/443 48/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8986032 m, 43777 m/sec, 30396465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 240/443 50/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9220623 m, 46918 m/sec, 31266702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 245/443 51/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9431411 m, 42157 m/sec, 32045782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 250/443 52/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9684906 m, 50699 m/sec, 32952271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 255/443 53/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9920138 m, 47046 m/sec, 33820027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 260/443 54/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10143735 m, 44719 m/sec, 34643860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 265/443 55/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10369390 m, 45131 m/sec, 35470416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 270/443 56/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10532449 m, 32611 m/sec, 36061592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 275/443 57/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10687640 m, 31038 m/sec, 36612660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 280/443 58/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10863962 m, 35264 m/sec, 37261093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 285/443 59/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11047763 m, 36760 m/sec, 37933885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 290/443 60/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11245872 m, 39621 m/sec, 38659232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 295/443 61/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11437765 m, 38378 m/sec, 39363753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 300/443 62/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11644872 m, 41421 m/sec, 40113482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 305/443 63/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11847983 m, 40622 m/sec, 40865512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 310/443 64/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12063611 m, 43125 m/sec, 41660739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 315/443 65/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12290444 m, 45366 m/sec, 42487223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 320/443 67/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12496562 m, 41223 m/sec, 43238657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 325/443 68/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12735289 m, 47745 m/sec, 44121093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 330/443 69/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12943333 m, 41608 m/sec, 44890548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 335/443 70/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13202257 m, 51784 m/sec, 45831441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 340/443 71/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13425906 m, 44729 m/sec, 46659052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 345/443 72/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13646363 m, 44091 m/sec, 47474309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 350/443 74/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13892779 m, 49283 m/sec, 48353687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 355/443 75/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14145138 m, 50471 m/sec, 49288389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 360/443 76/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14400288 m, 51030 m/sec, 50231562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 365/443 77/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14645707 m, 49083 m/sec, 51133546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 370/443 79/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14891180 m, 49094 m/sec, 52037518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 375/443 80/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15058088 m, 33381 m/sec, 52646529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 380/443 80/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15212082 m, 30798 m/sec, 53198229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 385/443 81/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15389527 m, 35489 m/sec, 53840671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 390/443 82/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15576492 m, 37393 m/sec, 54524856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 395/443 83/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15772109 m, 39123 m/sec, 55237774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 400/443 84/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15973881 m, 40354 m/sec, 55979699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 405/443 85/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16174407 m, 40105 m/sec, 56715563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 410/443 86/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16374594 m, 40037 m/sec, 57445483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 415/443 87/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16554635 m, 36008 m/sec, 58111536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 420/443 88/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16782098 m, 45492 m/sec, 58947111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 425/443 89/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17001009 m, 43782 m/sec, 59742135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 430/443 91/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17232267 m, 46251 m/sec, 60602491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 435/443 92/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17447024 m, 42951 m/sec, 61390144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 AGEF EXCL 440/443 93/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17704339 m, 51463 m/sec, 62334041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 80 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 46 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 2659 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 5/443 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 100863 m, 20172 m/sec, 270313 t fired, .
[[35mlola[0m][.] 80 AGEF EXCL 5/2659 1/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 155157 m, -3509836 m/sec, 429914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 10/443 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 226654 m, 25158 m/sec, 693876 t fired, .
[[35mlola[0m][.] 80 AGEF EXCL 10/379 2/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 314467 m, 31862 m/sec, 850147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 15/443 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 354253 m, 25519 m/sec, 1133605 t fired, .
[[35mlola[0m][.] 80 AGEF EXCL 15/379 3/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 488797 m, 34866 m/sec, 1337248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 20/443 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 472521 m, 23653 m/sec, 1514739 t fired, .
[[35mlola[0m][.] 80 AGEF EXCL 20/379 4/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 664060 m, 35052 m/sec, 1832034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 1 0 6 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 25/443 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 580060 m, 21507 m/sec, 1879081 t fired, .
[[35mlola[0m][.] 80 AGEF EXCL 25/379 5/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 831547 m, 33497 m/sec, 2304413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 80 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 30/443 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 688552 m, 21698 m/sec, 2245263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 35/443 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 798528 m, 21995 m/sec, 2610009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 40/443 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 911340 m, 22562 m/sec, 2981583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 45/443 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1037429 m, 25217 m/sec, 3410717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 50/443 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1158183 m, 24150 m/sec, 3805625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 55/443 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1283408 m, 25045 m/sec, 4202723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 60/443 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1401078 m, 23534 m/sec, 4589996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 65/443 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1522885 m, 24361 m/sec, 4991857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 70/443 9/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1643573 m, 24137 m/sec, 5391853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 75/443 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1765054 m, 24296 m/sec, 5796687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 80/443 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 1886597 m, 24308 m/sec, 6204045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 85/443 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2008717 m, 24424 m/sec, 6615639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 90/443 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2126161 m, 23488 m/sec, 7022330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 95/443 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2247991 m, 24366 m/sec, 7436049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 100/443 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2363904 m, 23182 m/sec, 7809877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 105/443 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2479162 m, 23051 m/sec, 8178933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 110/443 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2607423 m, 25652 m/sec, 8616885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 115/443 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2730631 m, 24641 m/sec, 9046057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 120/443 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2855790 m, 25031 m/sec, 9470190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 125/443 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 2965487 m, 21939 m/sec, 9809309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 130/443 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3092325 m, 25367 m/sec, 10246939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 135/443 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3208121 m, 23159 m/sec, 10657170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 140/443 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3307451 m, 19866 m/sec, 10950800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 145/443 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3435273 m, 25564 m/sec, 11405139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 150/443 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3545996 m, 22144 m/sec, 11776871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 155/443 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3660690 m, 22938 m/sec, 12144171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 160/443 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3785234 m, 24908 m/sec, 12593985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 165/443 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 3891307 m, 21214 m/sec, 12914412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 170/443 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4022456 m, 26229 m/sec, 13372314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 175/443 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4143145 m, 24137 m/sec, 13783775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 180/443 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4259473 m, 23265 m/sec, 14152306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 185/443 23/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4390552 m, 26215 m/sec, 14630082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 190/443 24/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4494602 m, 20810 m/sec, 14929938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 195/443 24/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4629664 m, 27012 m/sec, 15423399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 200/443 25/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4735430 m, 21153 m/sec, 15745003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 205/443 26/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4866911 m, 26296 m/sec, 16214007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 210/443 26/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 4976975 m, 22012 m/sec, 16560733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 215/443 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 5108685 m, 26342 m/sec, 17021348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 220/443 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 5218987 m, 22060 m/sec, 17377365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 225/443 28/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 5349718 m, 26146 m/sec, 17829715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 230/443 29/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 5459050 m, 21866 m/sec, 18182834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 1 0 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 EG EXCL 235/443 29/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10 5590052 m, 26200 m/sec, 18639324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5663333
[[35mlola[0m][I] fired transitions : 18849341
[[35mlola[0m][I] time used : 238
[[35mlola[0m][I] memory pages used : 30
[[35mlola[0m][I] LAUNCH task # 93 (type EXCL) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 484 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 2/484 1/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 49466 m, 9893 m/sec, 138964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 7/484 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 267367 m, 43580 m/sec, 744096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 12/484 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 596462 m, 65819 m/sec, 1676548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 17/484 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 935819 m, 67871 m/sec, 2643716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 22/484 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1329383 m, 78712 m/sec, 3769309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 27/484 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 1728855 m, 79894 m/sec, 4911757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 32/484 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2161372 m, 86503 m/sec, 6153245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 37/484 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2587104 m, 85146 m/sec, 7376241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 42/484 17/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 2957517 m, 74082 m/sec, 8497664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 47/484 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3162270 m, 40950 m/sec, 9259373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 52/484 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3428415 m, 53229 m/sec, 10249023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 57/484 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 3708634 m, 56043 m/sec, 11283636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 62/484 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4005521 m, 59377 m/sec, 12376777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 67/484 24/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4308533 m, 60602 m/sec, 13494445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 72/484 25/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4627486 m, 63790 m/sec, 14646784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 77/484 27/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 4951966 m, 64896 m/sec, 15843644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 82/484 29/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5277971 m, 65201 m/sec, 17028558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 87/484 30/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5576160 m, 59637 m/sec, 18119595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 92/484 32/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 5890676 m, 62903 m/sec, 19254981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 97/484 34/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6228496 m, 67564 m/sec, 20459013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 102/484 35/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6487034 m, 51707 m/sec, 21433862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 107/484 36/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6694668 m, 41526 m/sec, 22201733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 112/484 38/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 6953393 m, 51745 m/sec, 23155674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 117/484 39/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7239487 m, 57218 m/sec, 24214276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 122/484 41/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7522750 m, 56652 m/sec, 25256659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 127/484 42/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 7820055 m, 59461 m/sec, 26345147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 132/484 44/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8130924 m, 62173 m/sec, 27497729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 137/484 46/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8438864 m, 61588 m/sec, 28613796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 142/484 47/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 8762283 m, 64683 m/sec, 29807823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 147/484 49/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9093521 m, 66247 m/sec, 31027720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 152/484 51/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9420912 m, 65478 m/sec, 32227267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 157/484 52/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 9744353 m, 64688 m/sec, 33404422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 162/484 54/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10073712 m, 65871 m/sec, 34598442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 167/484 56/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10398033 m, 64864 m/sec, 35800119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 172/484 57/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10602653 m, 40924 m/sec, 36557416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 177/484 58/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 10832476 m, 45964 m/sec, 37398778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 182/484 59/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11102000 m, 53904 m/sec, 38396062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 187/484 61/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11368863 m, 53372 m/sec, 39372775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 192/484 62/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11651529 m, 56533 m/sec, 40412109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 197/484 64/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 11947606 m, 59215 m/sec, 41512493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 202/484 65/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12236136 m, 57706 m/sec, 42561026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 207/484 67/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12540530 m, 60878 m/sec, 43683827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 212/484 68/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 12851306 m, 62155 m/sec, 44826532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 217/484 70/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13165742 m, 62887 m/sec, 45979250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 222/484 72/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13482375 m, 63326 m/sec, 47149879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 227/484 73/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 13813436 m, 66212 m/sec, 48377512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 232/484 75/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14130139 m, 63340 m/sec, 49525165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 237/484 76/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14424971 m, 58966 m/sec, 50623153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 242/484 78/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 14747257 m, 64457 m/sec, 51795658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 247/484 79/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15007806 m, 52109 m/sec, 52768409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 252/484 80/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15215215 m, 41481 m/sec, 53530560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 257/484 82/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15450674 m, 47091 m/sec, 54395295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 262/484 83/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15703538 m, 50572 m/sec, 55322539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 267/484 84/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 15978063 m, 54905 m/sec, 56336560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 272/484 86/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16230837 m, 50554 m/sec, 57259816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 277/484 87/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16491027 m, 52038 m/sec, 58220220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 282/484 88/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 16756952 m, 53185 m/sec, 59200116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 287/484 90/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17047181 m, 58045 m/sec, 60270067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 292/484 91/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17343461 m, 59256 m/sec, 61359372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 297/484 93/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17641369 m, 59581 m/sec, 62450514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 302/484 94/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 17918503 m, 55426 m/sec, 63484091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 307/484 96/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 18211251 m, 58549 m/sec, 64556215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 312/484 97/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 18513196 m, 60389 m/sec, 65675735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 317/484 99/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 18829424 m, 63245 m/sec, 66858492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 322/484 100/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 19136630 m, 61441 m/sec, 67968556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 327/484 102/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 19455917 m, 63857 m/sec, 69157401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 332/484 103/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 19775344 m, 63885 m/sec, 70345872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 337/484 105/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 20107886 m, 66508 m/sec, 71584307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 342/484 106/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 20302756 m, 38974 m/sec, 72289312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 347/484 107/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 20509937 m, 41436 m/sec, 73042235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 352/484 108/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 20752294 m, 48471 m/sec, 73929138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 357/484 110/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 20982491 m, 46039 m/sec, 74772967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 362/484 111/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 21237460 m, 50993 m/sec, 75715376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 367/484 112/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 21497185 m, 51945 m/sec, 76664066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 372/484 113/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 21757732 m, 52109 m/sec, 77623959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 377/484 115/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 22016650 m, 51783 m/sec, 78574972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 382/484 116/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 22290964 m, 54862 m/sec, 79601217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 387/484 118/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 22572455 m, 56298 m/sec, 80631169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 392/484 119/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 22865603 m, 58629 m/sec, 81704233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 397/484 120/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 23149343 m, 56748 m/sec, 82761979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 402/484 122/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 23449436 m, 60018 m/sec, 83883925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 407/484 123/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 23732965 m, 56705 m/sec, 84911240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 412/484 125/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 24043183 m, 62043 m/sec, 86066915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 417/484 126/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 24353249 m, 62013 m/sec, 87222770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 422/484 128/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 24675309 m, 64412 m/sec, 88423749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 427/484 129/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 24975038 m, 59945 m/sec, 89525963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 432/484 131/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 25296193 m, 64231 m/sec, 90691434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 437/484 133/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 25611588 m, 63079 m/sec, 91861389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 442/484 134/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 25908759 m, 59434 m/sec, 92986230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 447/484 135/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 26077411 m, 33730 m/sec, 93597914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 452/484 136/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 26277096 m, 39937 m/sec, 94324194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 457/484 137/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 26505253 m, 45631 m/sec, 95158554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 462/484 138/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 26750774 m, 49104 m/sec, 96058435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 467/484 140/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 26965869 m, 43019 m/sec, 96847845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 472/484 141/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 27220504 m, 50927 m/sec, 97776527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 477/484 142/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 27481154 m, 52130 m/sec, 98734894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 482/484 143/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 27749376 m, 53644 m/sec, 99726584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 93 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 1 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 33 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 483 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EXCL) for 3 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 1934 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 203
[[35mlola[0m][I] fired transitions : 202
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 5/483 2/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 236506 m, -5502574 m/sec, 658424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 10/483 4/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 557990 m, 64296 m/sec, 1567531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 1 0 6 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 AGEF EXCL 15/483 5/5 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 917908 m, 71983 m/sec, 2592602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 93 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 638 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 407
[[35mlola[0m][I] fired transitions : 863
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 957 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/957 2/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 179451 m, 35890 m/sec, 1199875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/957 3/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 369611 m, 38032 m/sec, 2468574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/957 4/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 562718 m, 38621 m/sec, 3876799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/957 5/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 758190 m, 39094 m/sec, 5277728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 25/957 6/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 957090 m, 39780 m/sec, 6718349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 30/957 7/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 1154799 m, 39541 m/sec, 8130920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 35/957 8/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 1351764 m, 39393 m/sec, 9610203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 40/957 10/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 1560934 m, 41834 m/sec, 11025234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 45/957 11/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 1746957 m, 37204 m/sec, 12560838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 50/957 12/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 1946759 m, 39960 m/sec, 14064195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 55/957 13/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 2147132 m, 40074 m/sec, 15552033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 60/957 14/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 2363077 m, 43189 m/sec, 17004803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 65/957 15/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 2558736 m, 39131 m/sec, 18540004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 70/957 16/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 2744367 m, 37126 m/sec, 20126875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 75/957 18/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 2940471 m, 39220 m/sec, 21582075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 80/957 19/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 3111871 m, 34280 m/sec, 23014879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 85/957 20/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 3286969 m, 35019 m/sec, 24483228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 90/957 21/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 3468926 m, 36391 m/sec, 25966878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-11: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-01: CONJ 0 0 0 0 6 0 2 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 95/957 22/2000 BridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-04 3647521 m, 35719 m/sec, 27477928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-02: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-07: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V50P20N50-CTLFireability-2024-10: EG true state space / EG[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V50P20N50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V50P20N50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400000082"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V50P20N50.tgz
mv BridgeAndVehicles-COL-V50P20N50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;