About the Execution of LoLA for BART-PT-060
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12387.100 | 3600000.00 | 1474860.00 | 11531.80 | F?T??TF?F??FFTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168900497.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-060, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168900497
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 134M
-rw-r--r-- 1 mcc users 4.6M Apr 13 01:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 16M Apr 13 01:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.7M Apr 12 22:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 12M Apr 12 22:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.1M Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 5.5M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2M Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 5.3M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.3M Apr 13 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 23M Apr 13 06:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9M Apr 13 03:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 32M Apr 13 03:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-060-CTLCardinality-2024-00
FORMULA_NAME BART-PT-060-CTLCardinality-2024-01
FORMULA_NAME BART-PT-060-CTLCardinality-2024-02
FORMULA_NAME BART-PT-060-CTLCardinality-2024-03
FORMULA_NAME BART-PT-060-CTLCardinality-2024-04
FORMULA_NAME BART-PT-060-CTLCardinality-2024-05
FORMULA_NAME BART-PT-060-CTLCardinality-2024-06
FORMULA_NAME BART-PT-060-CTLCardinality-2024-07
FORMULA_NAME BART-PT-060-CTLCardinality-2024-08
FORMULA_NAME BART-PT-060-CTLCardinality-2024-09
FORMULA_NAME BART-PT-060-CTLCardinality-2024-10
FORMULA_NAME BART-PT-060-CTLCardinality-2024-11
FORMULA_NAME BART-PT-060-CTLCardinality-2024-12
FORMULA_NAME BART-PT-060-CTLCardinality-2024-13
FORMULA_NAME BART-PT-060-CTLCardinality-2024-14
FORMULA_NAME BART-PT-060-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717176676127
FORMULA BART-PT-060-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-060-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 22 BART-PT-060-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for BART-PT-060-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 3 BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for BART-PT-060-CTLCardinality-2024-06 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BART-PT-060-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 BART-PT-060-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BART-PT-060-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 11 (type CNST) for 10 BART-PT-060-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for BART-PT-060-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 11 (type CNST) for BART-PT-060-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 BART-PT-060-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for BART-PT-060-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 54 BART-PT-060-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for BART-PT-060-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/FNDP) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/EQUN) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/FNDP) for BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for BART-PT-060-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type SRCH) for BART-PT-060-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/EQUN) for BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 25 BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 44 BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for BART-PT-060-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for BART-PT-060-CTLCardinality-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for BART-PT-060-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-31 17:32:14] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-08: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 BART-PT-060-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for BART-PT-060-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 BART-PT-060-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 389 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for BART-PT-060-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 253
[[35mlola[0m][I] fired transitions : 253
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 BART-PT-060-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 438 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 57 BART-PT-060-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for BART-PT-060-CTLCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 3/389 1/2000 BART-PT-060-CTLCardinality-2024-09 18467 m, 3693 m/sec, 68270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 8/389 2/2000 BART-PT-060-CTLCardinality-2024-09 57674 m, 7841 m/sec, 243843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 13/389 3/2000 BART-PT-060-CTLCardinality-2024-09 97080 m, 7881 m/sec, 418454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 18/389 4/2000 BART-PT-060-CTLCardinality-2024-09 131630 m, 6910 m/sec, 595739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 23/389 4/2000 BART-PT-060-CTLCardinality-2024-09 167908 m, 7255 m/sec, 772206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 28/389 5/2000 BART-PT-060-CTLCardinality-2024-09 200741 m, 6566 m/sec, 945806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 33/389 5/2000 BART-PT-060-CTLCardinality-2024-09 234562 m, 6764 m/sec, 1113586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 38/389 6/2000 BART-PT-060-CTLCardinality-2024-09 267166 m, 6520 m/sec, 1281667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 43/389 7/2000 BART-PT-060-CTLCardinality-2024-09 300134 m, 6593 m/sec, 1450949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 48/389 7/2000 BART-PT-060-CTLCardinality-2024-09 334222 m, 6817 m/sec, 1618012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 53/389 8/2000 BART-PT-060-CTLCardinality-2024-09 364179 m, 5991 m/sec, 1786951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 58/389 8/2000 BART-PT-060-CTLCardinality-2024-09 396320 m, 6428 m/sec, 1957351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 63/389 8/2000 BART-PT-060-CTLCardinality-2024-09 427560 m, 6248 m/sec, 2134478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 68/389 9/2000 BART-PT-060-CTLCardinality-2024-09 463634 m, 7214 m/sec, 2309214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 73/389 9/2000 BART-PT-060-CTLCardinality-2024-09 496286 m, 6530 m/sec, 2487604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 78/389 10/2000 BART-PT-060-CTLCardinality-2024-09 529362 m, 6615 m/sec, 2666385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 83/389 10/2000 BART-PT-060-CTLCardinality-2024-09 560833 m, 6294 m/sec, 2845749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 88/389 11/2000 BART-PT-060-CTLCardinality-2024-09 600075 m, 7848 m/sec, 3021254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 93/389 11/2000 BART-PT-060-CTLCardinality-2024-09 634468 m, 6878 m/sec, 3199353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 98/389 12/2000 BART-PT-060-CTLCardinality-2024-09 669615 m, 7029 m/sec, 3376747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 103/389 13/2000 BART-PT-060-CTLCardinality-2024-09 703529 m, 6782 m/sec, 3554182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 108/389 13/2000 BART-PT-060-CTLCardinality-2024-09 734245 m, 6143 m/sec, 3733049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 113/389 13/2000 BART-PT-060-CTLCardinality-2024-09 764337 m, 6018 m/sec, 3912128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 118/389 13/2000 BART-PT-060-CTLCardinality-2024-09 797767 m, 6686 m/sec, 4089515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 123/389 14/2000 BART-PT-060-CTLCardinality-2024-09 828978 m, 6242 m/sec, 4268594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 128/389 14/2000 BART-PT-060-CTLCardinality-2024-09 863039 m, 6812 m/sec, 4445000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 133/389 14/2000 BART-PT-060-CTLCardinality-2024-09 893723 m, 6136 m/sec, 4623513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 138/389 14/2000 BART-PT-060-CTLCardinality-2024-09 921285 m, 5512 m/sec, 4803073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 143/389 14/2000 BART-PT-060-CTLCardinality-2024-09 949762 m, 5695 m/sec, 4982371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 148/389 15/2000 BART-PT-060-CTLCardinality-2024-09 981318 m, 6311 m/sec, 5159658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 153/389 15/2000 BART-PT-060-CTLCardinality-2024-09 1010497 m, 5835 m/sec, 5335975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 158/389 16/2000 BART-PT-060-CTLCardinality-2024-09 1042399 m, 6380 m/sec, 5511889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 163/389 16/2000 BART-PT-060-CTLCardinality-2024-09 1071192 m, 5758 m/sec, 5691287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 168/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1098539 m, 5469 m/sec, 5871274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 173/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1124812 m, 5254 m/sec, 6050561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 178/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1153991 m, 5835 m/sec, 6225636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 183/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1180436 m, 5289 m/sec, 6397423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 188/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1207059 m, 5324 m/sec, 6568503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 193/389 17/2000 BART-PT-060-CTLCardinality-2024-09 1235949 m, 5778 m/sec, 6738547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 198/389 18/2000 BART-PT-060-CTLCardinality-2024-09 1262721 m, 5354 m/sec, 6916722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 203/389 18/2000 BART-PT-060-CTLCardinality-2024-09 1286302 m, 4716 m/sec, 7088320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 208/389 18/2000 BART-PT-060-CTLCardinality-2024-09 1310933 m, 4926 m/sec, 7266064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 213/389 19/2000 BART-PT-060-CTLCardinality-2024-09 1347775 m, 7368 m/sec, 7440551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 218/389 19/2000 BART-PT-060-CTLCardinality-2024-09 1385844 m, 7613 m/sec, 7614342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 223/389 21/2000 BART-PT-060-CTLCardinality-2024-09 1429003 m, 8631 m/sec, 7785622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 228/389 21/2000 BART-PT-060-CTLCardinality-2024-09 1465423 m, 7284 m/sec, 7961374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 233/389 23/2000 BART-PT-060-CTLCardinality-2024-09 1509552 m, 8825 m/sec, 8129217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 238/389 24/2000 BART-PT-060-CTLCardinality-2024-09 1555337 m, 9157 m/sec, 8296390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 243/389 26/2000 BART-PT-060-CTLCardinality-2024-09 1599328 m, 8798 m/sec, 8455565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 248/389 27/2000 BART-PT-060-CTLCardinality-2024-09 1640174 m, 8169 m/sec, 8615861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 253/389 28/2000 BART-PT-060-CTLCardinality-2024-09 1681046 m, 8174 m/sec, 8776164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 258/389 29/2000 BART-PT-060-CTLCardinality-2024-09 1718882 m, 7567 m/sec, 8936669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 263/389 30/2000 BART-PT-060-CTLCardinality-2024-09 1760631 m, 8349 m/sec, 9094543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 268/389 31/2000 BART-PT-060-CTLCardinality-2024-09 1803132 m, 8500 m/sec, 9253980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 273/389 32/2000 BART-PT-060-CTLCardinality-2024-09 1845945 m, 8562 m/sec, 9415750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 278/389 33/2000 BART-PT-060-CTLCardinality-2024-09 1889552 m, 8721 m/sec, 9576197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 283/389 34/2000 BART-PT-060-CTLCardinality-2024-09 1932058 m, 8501 m/sec, 9736674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 288/389 36/2000 BART-PT-060-CTLCardinality-2024-09 1975225 m, 8633 m/sec, 9897181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 293/389 37/2000 BART-PT-060-CTLCardinality-2024-09 2017618 m, 8478 m/sec, 10057684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 298/389 38/2000 BART-PT-060-CTLCardinality-2024-09 2061802 m, 8836 m/sec, 10225445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 303/389 39/2000 BART-PT-060-CTLCardinality-2024-09 2103511 m, 8341 m/sec, 10391527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 308/389 40/2000 BART-PT-060-CTLCardinality-2024-09 2147526 m, 8803 m/sec, 10558817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 313/389 41/2000 BART-PT-060-CTLCardinality-2024-09 2192849 m, 9064 m/sec, 10725877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 318/389 42/2000 BART-PT-060-CTLCardinality-2024-09 2235449 m, 8520 m/sec, 10891832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 323/389 42/2000 BART-PT-060-CTLCardinality-2024-09 2277697 m, 8449 m/sec, 11058802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 328/389 43/2000 BART-PT-060-CTLCardinality-2024-09 2321252 m, 8711 m/sec, 11220468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 333/389 44/2000 BART-PT-060-CTLCardinality-2024-09 2366020 m, 8953 m/sec, 11384227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 338/389 45/2000 BART-PT-060-CTLCardinality-2024-09 2410468 m, 8889 m/sec, 11547910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 343/389 45/2000 BART-PT-060-CTLCardinality-2024-09 2453415 m, 8589 m/sec, 11713014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 348/389 46/2000 BART-PT-060-CTLCardinality-2024-09 2493954 m, 8107 m/sec, 11884154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 353/389 46/2000 BART-PT-060-CTLCardinality-2024-09 2533470 m, 7903 m/sec, 12055397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 358/389 47/2000 BART-PT-060-CTLCardinality-2024-09 2574360 m, 8178 m/sec, 12224543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 363/389 48/2000 BART-PT-060-CTLCardinality-2024-09 2611345 m, 7397 m/sec, 12397140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 368/389 49/2000 BART-PT-060-CTLCardinality-2024-09 2656187 m, 8968 m/sec, 12562702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 373/389 50/2000 BART-PT-060-CTLCardinality-2024-09 2701021 m, 8966 m/sec, 12729207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 378/389 51/2000 BART-PT-060-CTLCardinality-2024-09 2745143 m, 8824 m/sec, 12894923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 383/389 52/2000 BART-PT-060-CTLCardinality-2024-09 2788411 m, 8653 m/sec, 13062807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 388/389 53/2000 BART-PT-060-CTLCardinality-2024-09 2832051 m, 8728 m/sec, 13228481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for BART-PT-060-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-15: AXAU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 57 BART-PT-060-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 BART-PT-060-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 3111 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for BART-PT-060-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/388 2/5 BART-PT-060-CTLCardinality-2024-09 38872 m, -558635 m/sec, 158129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/388 3/5 BART-PT-060-CTLCardinality-2024-09 77820 m, 7789 m/sec, 321811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/388 3/5 BART-PT-060-CTLCardinality-2024-09 110832 m, 6602 m/sec, 488893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 20/388 4/5 BART-PT-060-CTLCardinality-2024-09 143356 m, 6504 m/sec, 656155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 25/388 4/5 BART-PT-060-CTLCardinality-2024-09 177314 m, 6791 m/sec, 821847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 30/388 5/5 BART-PT-060-CTLCardinality-2024-09 208791 m, 6295 m/sec, 988648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for BART-PT-060-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 BART-PT-060-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for BART-PT-060-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 253
[[35mlola[0m][I] fired transitions : 253
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-07: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/512 1/2000 BART-PT-060-CTLCardinality-2024-07 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 25 BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 614 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for BART-PT-060-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 BART-PT-060-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 767 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 4/767 1/2000 BART-PT-060-CTLCardinality-2024-04 30246 m, 6049 m/sec, 87724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 9/767 2/2000 BART-PT-060-CTLCardinality-2024-04 73545 m, 8659 m/sec, 234184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 14/767 3/2000 BART-PT-060-CTLCardinality-2024-04 112283 m, 7747 m/sec, 384362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 19/767 4/2000 BART-PT-060-CTLCardinality-2024-04 148829 m, 7309 m/sec, 536539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 24/767 5/2000 BART-PT-060-CTLCardinality-2024-04 187047 m, 7643 m/sec, 687277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 29/767 5/2000 BART-PT-060-CTLCardinality-2024-04 223123 m, 7215 m/sec, 838915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 34/767 6/2000 BART-PT-060-CTLCardinality-2024-04 261375 m, 7650 m/sec, 987823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 39/767 7/2000 BART-PT-060-CTLCardinality-2024-04 297775 m, 7280 m/sec, 1140934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 44/767 7/2000 BART-PT-060-CTLCardinality-2024-04 335966 m, 7638 m/sec, 1291982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 49/767 8/2000 BART-PT-060-CTLCardinality-2024-04 369552 m, 6717 m/sec, 1447804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 54/767 8/2000 BART-PT-060-CTLCardinality-2024-04 404495 m, 6988 m/sec, 1600875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 59/767 9/2000 BART-PT-060-CTLCardinality-2024-04 439277 m, 6956 m/sec, 1754181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 64/767 9/2000 BART-PT-060-CTLCardinality-2024-04 477388 m, 7622 m/sec, 1904294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 69/767 10/2000 BART-PT-060-CTLCardinality-2024-04 510914 m, 6705 m/sec, 2059204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 74/767 10/2000 BART-PT-060-CTLCardinality-2024-04 545650 m, 6947 m/sec, 2212329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 79/767 11/2000 BART-PT-060-CTLCardinality-2024-04 583644 m, 7598 m/sec, 2362330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 84/767 11/2000 BART-PT-060-CTLCardinality-2024-04 621175 m, 7506 m/sec, 2510959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 89/767 12/2000 BART-PT-060-CTLCardinality-2024-04 657074 m, 7179 m/sec, 2662004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 94/767 12/2000 BART-PT-060-CTLCardinality-2024-04 694577 m, 7500 m/sec, 2810392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 99/767 13/2000 BART-PT-060-CTLCardinality-2024-04 727706 m, 6625 m/sec, 2964789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 104/767 13/2000 BART-PT-060-CTLCardinality-2024-04 758317 m, 6122 m/sec, 3121196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 109/767 13/2000 BART-PT-060-CTLCardinality-2024-04 793637 m, 7064 m/sec, 3272089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 114/767 14/2000 BART-PT-060-CTLCardinality-2024-04 826330 m, 6538 m/sec, 3425652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 119/767 14/2000 BART-PT-060-CTLCardinality-2024-04 861851 m, 7104 m/sec, 3575786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 124/767 14/2000 BART-PT-060-CTLCardinality-2024-04 893786 m, 6387 m/sec, 3730054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 129/767 14/2000 BART-PT-060-CTLCardinality-2024-04 922633 m, 5769 m/sec, 3887951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 134/767 14/2000 BART-PT-060-CTLCardinality-2024-04 952552 m, 5983 m/sec, 4044801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 139/767 15/2000 BART-PT-060-CTLCardinality-2024-04 985248 m, 6539 m/sec, 4199252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 144/767 15/2000 BART-PT-060-CTLCardinality-2024-04 1015930 m, 6136 m/sec, 4355598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 149/767 16/2000 BART-PT-060-CTLCardinality-2024-04 1050065 m, 6827 m/sec, 4507769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 154/767 16/2000 BART-PT-060-CTLCardinality-2024-04 1078538 m, 5694 m/sec, 4655872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 159/767 17/2000 BART-PT-060-CTLCardinality-2024-04 1105641 m, 5420 m/sec, 4814723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 164/767 17/2000 BART-PT-060-CTLCardinality-2024-04 1133514 m, 5574 m/sec, 4973088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 169/767 17/2000 BART-PT-060-CTLCardinality-2024-04 1164384 m, 6174 m/sec, 5128502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 174/767 17/2000 BART-PT-060-CTLCardinality-2024-04 1192808 m, 5684 m/sec, 5283388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 179/767 17/2000 BART-PT-060-CTLCardinality-2024-04 1224312 m, 6300 m/sec, 5440065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 184/767 18/2000 BART-PT-060-CTLCardinality-2024-04 1252125 m, 5562 m/sec, 5598109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 189/767 18/2000 BART-PT-060-CTLCardinality-2024-04 1279535 m, 5482 m/sec, 5758783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 194/767 18/2000 BART-PT-060-CTLCardinality-2024-04 1305815 m, 5256 m/sec, 5922389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 199/767 19/2000 BART-PT-060-CTLCardinality-2024-04 1343469 m, 7530 m/sec, 6074226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 204/767 19/2000 BART-PT-060-CTLCardinality-2024-04 1383890 m, 8084 m/sec, 6223510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 209/767 21/2000 BART-PT-060-CTLCardinality-2024-04 1431162 m, 9454 m/sec, 6361853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 214/767 22/2000 BART-PT-060-CTLCardinality-2024-04 1470650 m, 7897 m/sec, 6510167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 219/767 23/2000 BART-PT-060-CTLCardinality-2024-04 1519608 m, 9791 m/sec, 6644253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 224/767 25/2000 BART-PT-060-CTLCardinality-2024-04 1569410 m, 9960 m/sec, 6777086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 229/767 26/2000 BART-PT-060-CTLCardinality-2024-04 1618385 m, 9795 m/sec, 6911423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 234/767 28/2000 BART-PT-060-CTLCardinality-2024-04 1665241 m, 9371 m/sec, 7048021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 239/767 28/2000 BART-PT-060-CTLCardinality-2024-04 1708665 m, 8684 m/sec, 7189086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 244/767 30/2000 BART-PT-060-CTLCardinality-2024-04 1757483 m, 9763 m/sec, 7324935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 249/767 31/2000 BART-PT-060-CTLCardinality-2024-04 1806163 m, 9736 m/sec, 7460202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 254/767 32/2000 BART-PT-060-CTLCardinality-2024-04 1855883 m, 9944 m/sec, 7596341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 259/767 34/2000 BART-PT-060-CTLCardinality-2024-04 1905844 m, 9992 m/sec, 7731802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 264/767 35/2000 BART-PT-060-CTLCardinality-2024-04 1955505 m, 9932 m/sec, 7868031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 269/767 36/2000 BART-PT-060-CTLCardinality-2024-04 2004440 m, 9787 m/sec, 8003215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 274/767 38/2000 BART-PT-060-CTLCardinality-2024-04 2052458 m, 9603 m/sec, 8138696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 279/767 39/2000 BART-PT-060-CTLCardinality-2024-04 2099794 m, 9467 m/sec, 8275656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 284/767 40/2000 BART-PT-060-CTLCardinality-2024-04 2148143 m, 9669 m/sec, 8412956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 289/767 41/2000 BART-PT-060-CTLCardinality-2024-04 2197998 m, 9971 m/sec, 8547029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 294/767 42/2000 BART-PT-060-CTLCardinality-2024-04 2244589 m, 9318 m/sec, 8685774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 299/767 43/2000 BART-PT-060-CTLCardinality-2024-04 2293213 m, 9724 m/sec, 8822387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 304/767 43/2000 BART-PT-060-CTLCardinality-2024-04 2343151 m, 9987 m/sec, 8956529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 309/767 44/2000 BART-PT-060-CTLCardinality-2024-04 2392815 m, 9932 m/sec, 9089457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 314/767 45/2000 BART-PT-060-CTLCardinality-2024-04 2440900 m, 9617 m/sec, 9223783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 319/767 46/2000 BART-PT-060-CTLCardinality-2024-04 2485494 m, 8918 m/sec, 9364983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 324/767 46/2000 BART-PT-060-CTLCardinality-2024-04 2528705 m, 8642 m/sec, 9507456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 329/767 47/2000 BART-PT-060-CTLCardinality-2024-04 2573378 m, 8934 m/sec, 9647736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 334/767 48/2000 BART-PT-060-CTLCardinality-2024-04 2614018 m, 8128 m/sec, 9795031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 339/767 49/2000 BART-PT-060-CTLCardinality-2024-04 2664057 m, 10007 m/sec, 9927542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 344/767 50/2000 BART-PT-060-CTLCardinality-2024-04 2712097 m, 9608 m/sec, 10060947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 349/767 51/2000 BART-PT-060-CTLCardinality-2024-04 2760957 m, 9772 m/sec, 10193196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 354/767 52/2000 BART-PT-060-CTLCardinality-2024-04 2807467 m, 9302 m/sec, 10328739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 359/767 54/2000 BART-PT-060-CTLCardinality-2024-04 2858026 m, 10111 m/sec, 10466418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 364/767 55/2000 BART-PT-060-CTLCardinality-2024-04 2909304 m, 10255 m/sec, 10601836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 369/767 56/2000 BART-PT-060-CTLCardinality-2024-04 2958576 m, 9854 m/sec, 10738592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 374/767 57/2000 BART-PT-060-CTLCardinality-2024-04 3005426 m, 9370 m/sec, 10878278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 379/767 58/2000 BART-PT-060-CTLCardinality-2024-04 3054455 m, 9805 m/sec, 11013283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 384/767 59/2000 BART-PT-060-CTLCardinality-2024-04 3103620 m, 9833 m/sec, 11149862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 389/767 60/2000 BART-PT-060-CTLCardinality-2024-04 3153816 m, 10039 m/sec, 11284151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 394/767 61/2000 BART-PT-060-CTLCardinality-2024-04 3200679 m, 9372 m/sec, 11420698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 399/767 63/2000 BART-PT-060-CTLCardinality-2024-04 3249033 m, 9670 m/sec, 11554489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 404/767 63/2000 BART-PT-060-CTLCardinality-2024-04 3295374 m, 9268 m/sec, 11691454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 409/767 65/2000 BART-PT-060-CTLCardinality-2024-04 3341358 m, 9196 m/sec, 11828109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 414/767 65/2000 BART-PT-060-CTLCardinality-2024-04 3389268 m, 9582 m/sec, 11958566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 419/767 67/2000 BART-PT-060-CTLCardinality-2024-04 3437701 m, 9686 m/sec, 12087644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 424/767 68/2000 BART-PT-060-CTLCardinality-2024-04 3484232 m, 9306 m/sec, 12220508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 429/767 69/2000 BART-PT-060-CTLCardinality-2024-04 3531273 m, 9408 m/sec, 12352220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 434/767 70/2000 BART-PT-060-CTLCardinality-2024-04 3579098 m, 9565 m/sec, 12483611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 439/767 71/2000 BART-PT-060-CTLCardinality-2024-04 3624211 m, 9022 m/sec, 12621074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 444/767 72/2000 BART-PT-060-CTLCardinality-2024-04 3672362 m, 9630 m/sec, 12756434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 449/767 73/2000 BART-PT-060-CTLCardinality-2024-04 3723442 m, 10216 m/sec, 12889210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 454/767 74/2000 BART-PT-060-CTLCardinality-2024-04 3773212 m, 9954 m/sec, 13024150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 459/767 74/2000 BART-PT-060-CTLCardinality-2024-04 3821958 m, 9749 m/sec, 13159637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 464/767 75/2000 BART-PT-060-CTLCardinality-2024-04 3871250 m, 9858 m/sec, 13294241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 469/767 76/2000 BART-PT-060-CTLCardinality-2024-04 3916920 m, 9134 m/sec, 13422165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 474/767 77/2000 BART-PT-060-CTLCardinality-2024-04 3962318 m, 9079 m/sec, 13549453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 479/767 78/2000 BART-PT-060-CTLCardinality-2024-04 4007143 m, 8965 m/sec, 13677128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 484/767 79/2000 BART-PT-060-CTLCardinality-2024-04 4053509 m, 9273 m/sec, 13802928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 489/767 80/2000 BART-PT-060-CTLCardinality-2024-04 4100293 m, 9356 m/sec, 13935520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 494/767 81/2000 BART-PT-060-CTLCardinality-2024-04 4147057 m, 9352 m/sec, 14069558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 499/767 82/2000 BART-PT-060-CTLCardinality-2024-04 4198878 m, 10364 m/sec, 14201882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 504/767 83/2000 BART-PT-060-CTLCardinality-2024-04 4250785 m, 10381 m/sec, 14333716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 509/767 84/2000 BART-PT-060-CTLCardinality-2024-04 4300613 m, 9965 m/sec, 14467795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 514/767 85/2000 BART-PT-060-CTLCardinality-2024-04 4351944 m, 10266 m/sec, 14600263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 519/767 86/2000 BART-PT-060-CTLCardinality-2024-04 4405088 m, 10628 m/sec, 14734804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 524/767 87/2000 BART-PT-060-CTLCardinality-2024-04 4455550 m, 10092 m/sec, 14868010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 529/767 88/2000 BART-PT-060-CTLCardinality-2024-04 4499183 m, 8726 m/sec, 14986694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 534/767 89/2000 BART-PT-060-CTLCardinality-2024-04 4549935 m, 10150 m/sec, 15122874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 539/767 90/2000 BART-PT-060-CTLCardinality-2024-04 4599340 m, 9881 m/sec, 15259969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 544/767 91/2000 BART-PT-060-CTLCardinality-2024-04 4652331 m, 10598 m/sec, 15392791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 549/767 92/2000 BART-PT-060-CTLCardinality-2024-04 4705418 m, 10617 m/sec, 15525304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 554/767 93/2000 BART-PT-060-CTLCardinality-2024-04 4757472 m, 10410 m/sec, 15658217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 559/767 94/2000 BART-PT-060-CTLCardinality-2024-04 4808603 m, 10226 m/sec, 15792140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 564/767 94/2000 BART-PT-060-CTLCardinality-2024-04 4859265 m, 10132 m/sec, 15926470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 569/767 95/2000 BART-PT-060-CTLCardinality-2024-04 4910151 m, 10177 m/sec, 16061096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 574/767 96/2000 BART-PT-060-CTLCardinality-2024-04 4963242 m, 10618 m/sec, 16194261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 579/767 97/2000 BART-PT-060-CTLCardinality-2024-04 5015922 m, 10536 m/sec, 16327533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 584/767 99/2000 BART-PT-060-CTLCardinality-2024-04 5068687 m, 10553 m/sec, 16460451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 589/767 99/2000 BART-PT-060-CTLCardinality-2024-04 5120224 m, 10307 m/sec, 16594375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 594/767 100/2000 BART-PT-060-CTLCardinality-2024-04 5170553 m, 10065 m/sec, 16729655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 599/767 101/2000 BART-PT-060-CTLCardinality-2024-04 5220494 m, 9988 m/sec, 16864870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 604/767 102/2000 BART-PT-060-CTLCardinality-2024-04 5271621 m, 10225 m/sec, 16999209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 609/767 103/2000 BART-PT-060-CTLCardinality-2024-04 5325340 m, 10743 m/sec, 17131229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 614/767 104/2000 BART-PT-060-CTLCardinality-2024-04 5377848 m, 10501 m/sec, 17263788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 619/767 105/2000 BART-PT-060-CTLCardinality-2024-04 5430531 m, 10536 m/sec, 17395930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 624/767 106/2000 BART-PT-060-CTLCardinality-2024-04 5484761 m, 10846 m/sec, 17527022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 629/767 107/2000 BART-PT-060-CTLCardinality-2024-04 5536056 m, 10259 m/sec, 17660943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 634/767 108/2000 BART-PT-060-CTLCardinality-2024-04 5586031 m, 9995 m/sec, 17796114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 639/767 109/2000 BART-PT-060-CTLCardinality-2024-04 5636011 m, 9996 m/sec, 17930913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 644/767 110/2000 BART-PT-060-CTLCardinality-2024-04 5684071 m, 9612 m/sec, 18058132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 649/767 110/2000 BART-PT-060-CTLCardinality-2024-04 5734755 m, 10136 m/sec, 18192131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 654/767 111/2000 BART-PT-060-CTLCardinality-2024-04 5786504 m, 10349 m/sec, 18324927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 659/767 112/2000 BART-PT-060-CTLCardinality-2024-04 5836949 m, 10089 m/sec, 18458636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 664/767 113/2000 BART-PT-060-CTLCardinality-2024-04 5886464 m, 9903 m/sec, 18593065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 669/767 114/2000 BART-PT-060-CTLCardinality-2024-04 5936307 m, 9968 m/sec, 18726538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 674/767 115/2000 BART-PT-060-CTLCardinality-2024-04 5986373 m, 10013 m/sec, 18859949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 679/767 116/2000 BART-PT-060-CTLCardinality-2024-04 6036483 m, 10022 m/sec, 18993102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 684/767 117/2000 BART-PT-060-CTLCardinality-2024-04 6085020 m, 9707 m/sec, 19127994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 689/767 118/2000 BART-PT-060-CTLCardinality-2024-04 6133154 m, 9626 m/sec, 19263146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 694/767 119/2000 BART-PT-060-CTLCardinality-2024-04 6180788 m, 9526 m/sec, 19397584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 699/767 120/2000 BART-PT-060-CTLCardinality-2024-04 6228814 m, 9605 m/sec, 19532668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 704/767 121/2000 BART-PT-060-CTLCardinality-2024-04 6277837 m, 9804 m/sec, 19666449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 709/767 121/2000 BART-PT-060-CTLCardinality-2024-04 6327369 m, 9906 m/sec, 19799688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 714/767 122/2000 BART-PT-060-CTLCardinality-2024-04 6379041 m, 10334 m/sec, 19930738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 719/767 123/2000 BART-PT-060-CTLCardinality-2024-04 6429757 m, 10143 m/sec, 20062355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 724/767 124/2000 BART-PT-060-CTLCardinality-2024-04 6478975 m, 9843 m/sec, 20196236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 729/767 125/2000 BART-PT-060-CTLCardinality-2024-04 6529242 m, 10053 m/sec, 20328608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 734/767 126/2000 BART-PT-060-CTLCardinality-2024-04 6579567 m, 10065 m/sec, 20460934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 739/767 127/2000 BART-PT-060-CTLCardinality-2024-04 6628750 m, 9836 m/sec, 20593894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 744/767 128/2000 BART-PT-060-CTLCardinality-2024-04 6677890 m, 9828 m/sec, 20726555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 749/767 129/2000 BART-PT-060-CTLCardinality-2024-04 6727010 m, 9824 m/sec, 20860145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 754/767 129/2000 BART-PT-060-CTLCardinality-2024-04 6778115 m, 10221 m/sec, 20988623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 759/767 129/2000 BART-PT-060-CTLCardinality-2024-04 6827267 m, 9830 m/sec, 21119359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 764/767 130/2000 BART-PT-060-CTLCardinality-2024-04 6876271 m, 9800 m/sec, 21250918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for BART-PT-060-CTLCardinality-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 BART-PT-060-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 767 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 BART-PT-060-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 2301 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for BART-PT-060-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 253
[[35mlola[0m][I] fired transitions : 253
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/767 2/5 BART-PT-060-CTLCardinality-2024-04 41727 m, -1366908 m/sec, 128887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/767 3/5 BART-PT-060-CTLCardinality-2024-04 86057 m, 8866 m/sec, 276049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/767 3/5 BART-PT-060-CTLCardinality-2024-04 122861 m, 7360 m/sec, 428579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/767 4/5 BART-PT-060-CTLCardinality-2024-04 161315 m, 7690 m/sec, 580331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/767 5/5 BART-PT-060-CTLCardinality-2024-04 198041 m, 7345 m/sec, 733841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/767 5/5 BART-PT-060-CTLCardinality-2024-04 236417 m, 7675 m/sec, 885203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for BART-PT-060-CTLCardinality-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 1133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2161
[[35mlola[0m][I] fired transitions : 2160
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 2266 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for BART-PT-060-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1994 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1999 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2004 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2009 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2014 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2019 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2024 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2029 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2034 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2039 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2044 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2049 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2054 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2059 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2064 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2069 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2074 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2079 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2084 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2089 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2094 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2099 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2104 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2109 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2114 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2119 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2124 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2129 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2134 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2139 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2144 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2149 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2154 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2159 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2164 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2169 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2174 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2179 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2184 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2189 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2194 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2199 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2204 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2209 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2214 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2219 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2224 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-060-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2229 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-06: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-07: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-12: CONJ false state equation[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-060-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-060-CTLCardinality-2024-15: AXAU false state space / EXER[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-060"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-060, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168900497"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-060.tgz
mv BART-PT-060 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;