About the Execution of LoLA for BART-PT-040
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.104 | 1626935.00 | 1743469.00 | 5828.20 | ????????F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168900484.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-040, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168900484
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 67M
-rw-r--r-- 1 mcc users 2.8M Apr 12 23:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 9.8M Apr 12 23:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2M Apr 12 21:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 12 21:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.2M Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.0M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.6M Apr 13 01:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 5.5M Apr 13 01:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3M Apr 13 00:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 13 00:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 333K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 671K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-040-LTLFireability-00
FORMULA_NAME BART-PT-040-LTLFireability-01
FORMULA_NAME BART-PT-040-LTLFireability-02
FORMULA_NAME BART-PT-040-LTLFireability-03
FORMULA_NAME BART-PT-040-LTLFireability-04
FORMULA_NAME BART-PT-040-LTLFireability-05
FORMULA_NAME BART-PT-040-LTLFireability-06
FORMULA_NAME BART-PT-040-LTLFireability-07
FORMULA_NAME BART-PT-040-LTLFireability-08
FORMULA_NAME BART-PT-040-LTLFireability-09
FORMULA_NAME BART-PT-040-LTLFireability-10
FORMULA_NAME BART-PT-040-LTLFireability-11
FORMULA_NAME BART-PT-040-LTLFireability-12
FORMULA_NAME BART-PT-040-LTLFireability-13
FORMULA_NAME BART-PT-040-LTLFireability-14
FORMULA_NAME BART-PT-040-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717174270425
FORMULA BART-PT-040-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717175897360
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 34 BART-PT-040-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for BART-PT-040-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 24 BART-PT-040-LTLFireability-08
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 24 BART-PT-040-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 24 BART-PT-040-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for BART-PT-040-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for BART-PT-040-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for BART-PT-040-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for BART-PT-040-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for BART-PT-040-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-31 16:51:32] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-31 16:51:41] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 12 BART-PT-040-LTLFireability-04
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 12 BART-PT-040-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for BART-PT-040-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for BART-PT-040-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 34 BART-PT-040-LTLFireability-10
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for BART-PT-040-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 BART-PT-040-LTLFireability-15
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 1/272 1/2000 BART-PT-040-LTLFireability-15 607 m, 121 m/sec, 606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for BART-PT-040-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1396
[[35mlola[0m][I] fired transitions : 1396
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BART-PT-040-LTLFireability-09
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for BART-PT-040-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BART-PT-040-LTLFireability-14
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BART-PT-040-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1013
[[35mlola[0m][I] fired transitions : 1013
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for BART-PT-040-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 BART-PT-040-LTLFireability-11
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 3/353 1/2000 BART-PT-040-LTLFireability-11 28032 m, 5606 m/sec, 52706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 8/353 2/2000 BART-PT-040-LTLFireability-11 80273 m, 10448 m/sec, 165133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 13/353 3/2000 BART-PT-040-LTLFireability-11 123367 m, 8618 m/sec, 258493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 18/353 4/2000 BART-PT-040-LTLFireability-11 209462 m, 17219 m/sec, 452553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 23/353 6/2000 BART-PT-040-LTLFireability-11 308898 m, 19887 m/sec, 676839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 28/353 8/2000 BART-PT-040-LTLFireability-11 412993 m, 20819 m/sec, 905214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 33/353 10/2000 BART-PT-040-LTLFireability-11 514149 m, 20231 m/sec, 1132919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 38/353 12/2000 BART-PT-040-LTLFireability-11 617984 m, 20767 m/sec, 1360035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 43/353 13/2000 BART-PT-040-LTLFireability-11 719569 m, 20317 m/sec, 1586008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 48/353 15/2000 BART-PT-040-LTLFireability-11 818604 m, 19807 m/sec, 1814440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 53/353 17/2000 BART-PT-040-LTLFireability-11 924418 m, 21162 m/sec, 2039871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 58/353 18/2000 BART-PT-040-LTLFireability-11 1026557 m, 20427 m/sec, 2266380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 63/353 20/2000 BART-PT-040-LTLFireability-11 1126069 m, 19902 m/sec, 2492947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 68/353 22/2000 BART-PT-040-LTLFireability-11 1224551 m, 19696 m/sec, 2720039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 73/353 23/2000 BART-PT-040-LTLFireability-11 1322891 m, 19668 m/sec, 2945110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 78/353 24/2000 BART-PT-040-LTLFireability-11 1419654 m, 19352 m/sec, 3170759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 83/353 26/2000 BART-PT-040-LTLFireability-11 1518836 m, 19836 m/sec, 3397601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 88/353 28/2000 BART-PT-040-LTLFireability-11 1627749 m, 21782 m/sec, 3621798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 93/353 30/2000 BART-PT-040-LTLFireability-11 1730519 m, 20554 m/sec, 3847424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 98/353 31/2000 BART-PT-040-LTLFireability-11 1831069 m, 20110 m/sec, 4073212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 103/353 33/2000 BART-PT-040-LTLFireability-11 1931273 m, 20040 m/sec, 4300328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 108/353 34/2000 BART-PT-040-LTLFireability-11 2030679 m, 19881 m/sec, 4526302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 113/353 36/2000 BART-PT-040-LTLFireability-11 2128084 m, 19481 m/sec, 4753119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 118/353 37/2000 BART-PT-040-LTLFireability-11 2226454 m, 19674 m/sec, 4983099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 123/353 39/2000 BART-PT-040-LTLFireability-11 2323418 m, 19392 m/sec, 5213758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 128/353 40/2000 BART-PT-040-LTLFireability-11 2422891 m, 19894 m/sec, 5442862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 133/353 42/2000 BART-PT-040-LTLFireability-11 2532412 m, 21904 m/sec, 5667300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 138/353 44/2000 BART-PT-040-LTLFireability-11 2635572 m, 20632 m/sec, 5891851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 143/353 45/2000 BART-PT-040-LTLFireability-11 2735977 m, 20081 m/sec, 6116223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 148/353 47/2000 BART-PT-040-LTLFireability-11 2830209 m, 18846 m/sec, 6323053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 153/353 49/2000 BART-PT-040-LTLFireability-11 2933947 m, 20747 m/sec, 6547617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 158/353 50/2000 BART-PT-040-LTLFireability-11 3035962 m, 20403 m/sec, 6772805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 163/353 52/2000 BART-PT-040-LTLFireability-11 3132779 m, 19363 m/sec, 6998326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 168/353 53/2000 BART-PT-040-LTLFireability-11 3231874 m, 19819 m/sec, 7222551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 173/353 55/2000 BART-PT-040-LTLFireability-11 3327567 m, 19138 m/sec, 7447681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 178/353 56/2000 BART-PT-040-LTLFireability-11 3421953 m, 18877 m/sec, 7670375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 183/353 57/2000 BART-PT-040-LTLFireability-11 3518490 m, 19307 m/sec, 7894127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 188/353 59/2000 BART-PT-040-LTLFireability-11 3614999 m, 19301 m/sec, 8117745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 193/353 61/2000 BART-PT-040-LTLFireability-11 3720047 m, 21009 m/sec, 8339194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 198/353 62/2000 BART-PT-040-LTLFireability-11 3821381 m, 20266 m/sec, 8560652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 203/353 64/2000 BART-PT-040-LTLFireability-11 3921619 m, 20047 m/sec, 8781696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 208/353 65/2000 BART-PT-040-LTLFireability-11 4019039 m, 19484 m/sec, 9004211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 213/353 67/2000 BART-PT-040-LTLFireability-11 4115956 m, 19383 m/sec, 9227829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 218/353 68/2000 BART-PT-040-LTLFireability-11 4211265 m, 19061 m/sec, 9451017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 223/353 69/2000 BART-PT-040-LTLFireability-11 4306466 m, 19040 m/sec, 9674142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 228/353 71/2000 BART-PT-040-LTLFireability-11 4404307 m, 19568 m/sec, 9900027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 233/353 72/2000 BART-PT-040-LTLFireability-11 4499200 m, 18978 m/sec, 10125441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 238/353 74/2000 BART-PT-040-LTLFireability-11 4594779 m, 19115 m/sec, 10351589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 243/353 75/2000 BART-PT-040-LTLFireability-11 4693707 m, 19785 m/sec, 10576447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 248/353 77/2000 BART-PT-040-LTLFireability-11 4788799 m, 19018 m/sec, 10803838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 253/353 78/2000 BART-PT-040-LTLFireability-11 4886361 m, 19512 m/sec, 11027222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 258/353 79/2000 BART-PT-040-LTLFireability-11 4978465 m, 18420 m/sec, 11253207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 263/353 81/2000 BART-PT-040-LTLFireability-11 5071211 m, 18549 m/sec, 11480121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 268/353 82/2000 BART-PT-040-LTLFireability-11 5165447 m, 18847 m/sec, 11705600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 273/353 84/2000 BART-PT-040-LTLFireability-11 5256911 m, 18292 m/sec, 11930878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 278/353 85/2000 BART-PT-040-LTLFireability-11 5349853 m, 18588 m/sec, 12156215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 283/353 86/2000 BART-PT-040-LTLFireability-11 5444878 m, 19005 m/sec, 12379397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 288/353 88/2000 BART-PT-040-LTLFireability-11 5537355 m, 18495 m/sec, 12601793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 293/353 89/2000 BART-PT-040-LTLFireability-11 5628422 m, 18213 m/sec, 12826211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 298/353 90/2000 BART-PT-040-LTLFireability-11 5730936 m, 20502 m/sec, 13045779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 303/353 92/2000 BART-PT-040-LTLFireability-11 5835766 m, 20966 m/sec, 13265593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 308/353 93/2000 BART-PT-040-LTLFireability-11 5937520 m, 20350 m/sec, 13485746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 313/353 95/2000 BART-PT-040-LTLFireability-11 6037027 m, 19901 m/sec, 13705942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 318/353 96/2000 BART-PT-040-LTLFireability-11 6135446 m, 19683 m/sec, 13924131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 323/353 98/2000 BART-PT-040-LTLFireability-11 6234366 m, 19784 m/sec, 14144826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 328/353 99/2000 BART-PT-040-LTLFireability-11 6330974 m, 19321 m/sec, 14364109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 333/353 100/2000 BART-PT-040-LTLFireability-11 6425941 m, 18993 m/sec, 14582578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 338/353 102/2000 BART-PT-040-LTLFireability-11 6520517 m, 18915 m/sec, 14802997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 343/353 103/2000 BART-PT-040-LTLFireability-11 6614749 m, 18846 m/sec, 15023041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 348/353 104/2000 BART-PT-040-LTLFireability-11 6709585 m, 18967 m/sec, 15243240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 353/353 105/2000 BART-PT-040-LTLFireability-11 6804062 m, 18895 m/sec, 15464508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for BART-PT-040-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 BART-PT-040-LTLFireability-13
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 BART-PT-040-LTLFireability-11
[[35mlola[0m][I] time limit : 3181 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BART-PT-040-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/353 3/5 BART-PT-040-LTLFireability-11 103603 m, -1340091 m/sec, 216595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/353 4/5 BART-PT-040-LTLFireability-11 209334 m, 21146 m/sec, 452194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for BART-PT-040-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 BART-PT-040-LTLFireability-12
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for BART-PT-040-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1441
[[35mlola[0m][I] fired transitions : 1440
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BART-PT-040-LTLFireability-07
[[35mlola[0m][I] time limit : 452 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/452 1/2000 BART-PT-040-LTLFireability-07 16668 m, 3333 m/sec, 29806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/452 1/2000 BART-PT-040-LTLFireability-07 32161 m, 3098 m/sec, 69100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/452 2/2000 BART-PT-040-LTLFireability-07 47204 m, 3008 m/sec, 112558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/452 2/2000 BART-PT-040-LTLFireability-07 62198 m, 2998 m/sec, 151542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/452 3/2000 BART-PT-040-LTLFireability-07 77239 m, 3008 m/sec, 196820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/452 3/2000 BART-PT-040-LTLFireability-07 92283 m, 3008 m/sec, 241679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/452 3/2000 BART-PT-040-LTLFireability-07 107122 m, 2967 m/sec, 289527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/452 3/2000 BART-PT-040-LTLFireability-07 121983 m, 2972 m/sec, 337581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/452 3/2000 BART-PT-040-LTLFireability-07 136827 m, 2968 m/sec, 385294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/452 4/2000 BART-PT-040-LTLFireability-07 151527 m, 2940 m/sec, 430653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/452 4/2000 BART-PT-040-LTLFireability-07 166364 m, 2967 m/sec, 472195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/452 4/2000 BART-PT-040-LTLFireability-07 181198 m, 2966 m/sec, 514933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/452 4/2000 BART-PT-040-LTLFireability-07 196139 m, 2988 m/sec, 556115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/452 4/2000 BART-PT-040-LTLFireability-07 210769 m, 2926 m/sec, 602342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/452 5/2000 BART-PT-040-LTLFireability-07 225672 m, 2980 m/sec, 644502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/452 5/2000 BART-PT-040-LTLFireability-07 240586 m, 2982 m/sec, 686093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/452 5/2000 BART-PT-040-LTLFireability-07 255573 m, 2997 m/sec, 726796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/452 5/2000 BART-PT-040-LTLFireability-07 270273 m, 2940 m/sec, 771569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/452 6/2000 BART-PT-040-LTLFireability-07 285221 m, 2989 m/sec, 811995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/452 6/2000 BART-PT-040-LTLFireability-07 299852 m, 2926 m/sec, 855851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/452 6/2000 BART-PT-040-LTLFireability-07 314965 m, 3022 m/sec, 897035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/452 6/2000 BART-PT-040-LTLFireability-07 329943 m, 2995 m/sec, 938063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/452 6/2000 BART-PT-040-LTLFireability-07 344880 m, 2987 m/sec, 977351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/452 7/2000 BART-PT-040-LTLFireability-07 359454 m, 2914 m/sec, 1021805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/452 7/2000 BART-PT-040-LTLFireability-07 374347 m, 2978 m/sec, 1063110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/452 7/2000 BART-PT-040-LTLFireability-07 388985 m, 2927 m/sec, 1108443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/452 7/2000 BART-PT-040-LTLFireability-07 403481 m, 2899 m/sec, 1154965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/452 7/2000 BART-PT-040-LTLFireability-07 418031 m, 2910 m/sec, 1200588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/452 8/2000 BART-PT-040-LTLFireability-07 432959 m, 2985 m/sec, 1242635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/452 8/2000 BART-PT-040-LTLFireability-07 448094 m, 3027 m/sec, 1284241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/452 8/2000 BART-PT-040-LTLFireability-07 463159 m, 3013 m/sec, 1326575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/452 8/2000 BART-PT-040-LTLFireability-07 477847 m, 2937 m/sec, 1371120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/452 8/2000 BART-PT-040-LTLFireability-07 492654 m, 2961 m/sec, 1412538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/452 9/2000 BART-PT-040-LTLFireability-07 507558 m, 2980 m/sec, 1454074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/452 9/2000 BART-PT-040-LTLFireability-07 522233 m, 2935 m/sec, 1496401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/452 9/2000 BART-PT-040-LTLFireability-07 536579 m, 2869 m/sec, 1540908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/452 9/2000 BART-PT-040-LTLFireability-07 551413 m, 2966 m/sec, 1587320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/452 9/2000 BART-PT-040-LTLFireability-07 566576 m, 3032 m/sec, 1629677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/452 10/2000 BART-PT-040-LTLFireability-07 581404 m, 2965 m/sec, 1676510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/452 10/2000 BART-PT-040-LTLFireability-07 596356 m, 2990 m/sec, 1721377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/452 10/2000 BART-PT-040-LTLFireability-07 611185 m, 2965 m/sec, 1767486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/452 10/2000 BART-PT-040-LTLFireability-07 625926 m, 2948 m/sec, 1815589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/452 10/2000 BART-PT-040-LTLFireability-07 640748 m, 2964 m/sec, 1861842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/452 11/2000 BART-PT-040-LTLFireability-07 655526 m, 2955 m/sec, 1909417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/452 11/2000 BART-PT-040-LTLFireability-07 670229 m, 2940 m/sec, 1957765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 230/452 11/2000 BART-PT-040-LTLFireability-07 684880 m, 2930 m/sec, 2006252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 235/452 11/2000 BART-PT-040-LTLFireability-07 699560 m, 2936 m/sec, 2054876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 240/452 11/2000 BART-PT-040-LTLFireability-07 714280 m, 2944 m/sec, 2102298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 245/452 12/2000 BART-PT-040-LTLFireability-07 728989 m, 2941 m/sec, 2150559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 250/452 12/2000 BART-PT-040-LTLFireability-07 743654 m, 2933 m/sec, 2199436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 255/452 12/2000 BART-PT-040-LTLFireability-07 758231 m, 2915 m/sec, 2249578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 260/452 12/2000 BART-PT-040-LTLFireability-07 772774 m, 2908 m/sec, 2300593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 265/452 12/2000 BART-PT-040-LTLFireability-07 787347 m, 2914 m/sec, 2351014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 270/452 13/2000 BART-PT-040-LTLFireability-07 802034 m, 2937 m/sec, 2399478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 275/452 13/2000 BART-PT-040-LTLFireability-07 816779 m, 2949 m/sec, 2447274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 280/452 13/2000 BART-PT-040-LTLFireability-07 831466 m, 2937 m/sec, 2495969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 285/452 13/2000 BART-PT-040-LTLFireability-07 846074 m, 2921 m/sec, 2545425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 290/452 13/2000 BART-PT-040-LTLFireability-07 860668 m, 2918 m/sec, 2595440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 295/452 13/2000 BART-PT-040-LTLFireability-07 875133 m, 2893 m/sec, 2647084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 300/452 14/2000 BART-PT-040-LTLFireability-07 889704 m, 2914 m/sec, 2696591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 305/452 14/2000 BART-PT-040-LTLFireability-07 904186 m, 2896 m/sec, 2747257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 310/452 14/2000 BART-PT-040-LTLFireability-07 918625 m, 2887 m/sec, 2799585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 315/452 14/2000 BART-PT-040-LTLFireability-07 933221 m, 2919 m/sec, 2847955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 320/452 14/2000 BART-PT-040-LTLFireability-07 947958 m, 2947 m/sec, 2895222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 325/452 15/2000 BART-PT-040-LTLFireability-07 962513 m, 2911 m/sec, 2945314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 330/452 15/2000 BART-PT-040-LTLFireability-07 977071 m, 2911 m/sec, 2995935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 335/452 15/2000 BART-PT-040-LTLFireability-07 991628 m, 2911 m/sec, 3046347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 340/452 15/2000 BART-PT-040-LTLFireability-07 1006172 m, 2908 m/sec, 3097271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 345/452 15/2000 BART-PT-040-LTLFireability-07 1020673 m, 2900 m/sec, 3148420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 350/452 15/2000 BART-PT-040-LTLFireability-07 1035229 m, 2911 m/sec, 3198831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 355/452 16/2000 BART-PT-040-LTLFireability-07 1049719 m, 2898 m/sec, 3250601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 360/452 16/2000 BART-PT-040-LTLFireability-07 1064188 m, 2893 m/sec, 3301915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 365/452 16/2000 BART-PT-040-LTLFireability-07 1078638 m, 2890 m/sec, 3353628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 370/452 16/2000 BART-PT-040-LTLFireability-07 1093095 m, 2891 m/sec, 3405156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 375/452 16/2000 BART-PT-040-LTLFireability-07 1107586 m, 2898 m/sec, 3456918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 380/452 16/2000 BART-PT-040-LTLFireability-07 1122181 m, 2919 m/sec, 3506890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 385/452 17/2000 BART-PT-040-LTLFireability-07 1136662 m, 2896 m/sec, 3558023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 390/452 17/2000 BART-PT-040-LTLFireability-07 1151178 m, 2903 m/sec, 3608992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 395/452 17/2000 BART-PT-040-LTLFireability-07 1165641 m, 2892 m/sec, 3660329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 400/452 17/2000 BART-PT-040-LTLFireability-07 1180117 m, 2895 m/sec, 3711510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 405/452 17/2000 BART-PT-040-LTLFireability-07 1194494 m, 2875 m/sec, 3764532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 410/452 18/2000 BART-PT-040-LTLFireability-07 1208933 m, 2887 m/sec, 3815603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 415/452 18/2000 BART-PT-040-LTLFireability-07 1223411 m, 2895 m/sec, 3866594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 420/452 18/2000 BART-PT-040-LTLFireability-07 1237964 m, 2910 m/sec, 3916149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 425/452 18/2000 BART-PT-040-LTLFireability-07 1252312 m, 2869 m/sec, 3969294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 430/452 18/2000 BART-PT-040-LTLFireability-07 1266666 m, 2870 m/sec, 4022424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 435/452 18/2000 BART-PT-040-LTLFireability-07 1281006 m, 2868 m/sec, 4075584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 440/452 19/2000 BART-PT-040-LTLFireability-07 1295486 m, 2896 m/sec, 4127476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 445/452 19/2000 BART-PT-040-LTLFireability-07 1310026 m, 2908 m/sec, 4177782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 450/452 19/2000 BART-PT-040-LTLFireability-07 1324606 m, 2916 m/sec, 4227222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for BART-PT-040-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BART-PT-040-LTLFireability-03
[[35mlola[0m][I] time limit : 451 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BART-PT-040-LTLFireability-07
[[35mlola[0m][I] time limit : 2711 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for BART-PT-040-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/451 1/5 BART-PT-040-LTLFireability-07 17871 m, -261347 m/sec, 32409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/451 1/5 BART-PT-040-LTLFireability-07 34188 m, 3263 m/sec, 74589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/451 2/5 BART-PT-040-LTLFireability-07 50196 m, 3201 m/sec, 120581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/451 2/5 BART-PT-040-LTLFireability-07 66390 m, 3238 m/sec, 163860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/451 3/5 BART-PT-040-LTLFireability-07 82348 m, 3191 m/sec, 210707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/451 3/5 BART-PT-040-LTLFireability-07 98026 m, 3135 m/sec, 261630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/451 3/5 BART-PT-040-LTLFireability-07 113849 m, 3164 m/sec, 310495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/451 3/5 BART-PT-040-LTLFireability-07 129501 m, 3130 m/sec, 361822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/451 4/5 BART-PT-040-LTLFireability-07 145105 m, 3120 m/sec, 413629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/451 4/5 BART-PT-040-LTLFireability-07 161151 m, 3209 m/sec, 458386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/451 4/5 BART-PT-040-LTLFireability-07 177219 m, 3213 m/sec, 503072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/451 4/5 BART-PT-040-LTLFireability-07 193301 m, 3216 m/sec, 547606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/451 4/5 BART-PT-040-LTLFireability-07 209083 m, 3156 m/sec, 597097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/451 5/5 BART-PT-040-LTLFireability-07 225087 m, 3200 m/sec, 642905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/451 5/5 BART-PT-040-LTLFireability-07 241145 m, 3211 m/sec, 687317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/451 5/5 BART-PT-040-LTLFireability-07 256392 m, 3049 m/sec, 729006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/451 5/5 BART-PT-040-LTLFireability-07 271328 m, 2987 m/sec, 773866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for BART-PT-040-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BART-PT-040-LTLFireability-02
[[35mlola[0m][I] time limit : 524 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BART-PT-040-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BART-PT-040-LTLFireability-01
[[35mlola[0m][I] time limit : 655 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BART-PT-040-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 172
[[35mlola[0m][I] fired transitions : 172
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BART-PT-040-LTLFireability-00
[[35mlola[0m][I] time limit : 873 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BART-PT-040-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 168
[[35mlola[0m][I] fired transitions : 168
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BART-PT-040-LTLFireability-05
[[35mlola[0m][I] time limit : 1310 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/1310 3/2000 BART-PT-040-LTLFireability-05 100845 m, 20169 m/sec, 137245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/1310 5/2000 BART-PT-040-LTLFireability-05 196504 m, 19131 m/sec, 276208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/1310 8/2000 BART-PT-040-LTLFireability-05 291350 m, 18969 m/sec, 415203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/1310 10/2000 BART-PT-040-LTLFireability-05 390964 m, 19922 m/sec, 559513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/1310 12/2000 BART-PT-040-LTLFireability-05 492424 m, 20292 m/sec, 710108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/1310 15/2000 BART-PT-040-LTLFireability-05 592080 m, 19931 m/sec, 860750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/1310 17/2000 BART-PT-040-LTLFireability-05 691854 m, 19954 m/sec, 1012078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/1310 20/2000 BART-PT-040-LTLFireability-05 800807 m, 21790 m/sec, 1161532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/1310 22/2000 BART-PT-040-LTLFireability-05 903606 m, 20559 m/sec, 1308920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/1310 25/2000 BART-PT-040-LTLFireability-05 1005753 m, 20429 m/sec, 1458561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/1310 28/2000 BART-PT-040-LTLFireability-05 1106002 m, 20049 m/sec, 1609691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/1310 31/2000 BART-PT-040-LTLFireability-05 1209101 m, 20619 m/sec, 1761377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/1310 34/2000 BART-PT-040-LTLFireability-05 1313456 m, 20871 m/sec, 1914285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/1310 36/2000 BART-PT-040-LTLFireability-05 1414442 m, 20197 m/sec, 2064797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/1310 39/2000 BART-PT-040-LTLFireability-05 1511595 m, 19430 m/sec, 2211285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/1310 42/2000 BART-PT-040-LTLFireability-05 1606478 m, 18976 m/sec, 2355969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/1310 45/2000 BART-PT-040-LTLFireability-05 1706699 m, 20044 m/sec, 2503234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/1310 47/2000 BART-PT-040-LTLFireability-05 1809700 m, 20600 m/sec, 2655083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/1310 50/2000 BART-PT-040-LTLFireability-05 1914894 m, 21038 m/sec, 2810980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/1310 52/2000 BART-PT-040-LTLFireability-05 2019909 m, 21003 m/sec, 2968577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/1310 54/2000 BART-PT-040-LTLFireability-05 2126171 m, 21252 m/sec, 3118819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/1310 56/2000 BART-PT-040-LTLFireability-05 2232211 m, 21208 m/sec, 3271756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/1310 58/2000 BART-PT-040-LTLFireability-05 2337302 m, 21018 m/sec, 3424230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/1310 60/2000 BART-PT-040-LTLFireability-05 2440925 m, 20724 m/sec, 3577127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/1310 61/2000 BART-PT-040-LTLFireability-05 2555452 m, 22905 m/sec, 3735316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/1310 63/2000 BART-PT-040-LTLFireability-05 2665172 m, 21944 m/sec, 3892095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/1310 65/2000 BART-PT-040-LTLFireability-05 2775680 m, 22101 m/sec, 4050840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/1310 66/2000 BART-PT-040-LTLFireability-05 2890187 m, 22901 m/sec, 4211657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/1310 68/2000 BART-PT-040-LTLFireability-05 2998416 m, 21645 m/sec, 4368390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/1310 69/2000 BART-PT-040-LTLFireability-05 3100279 m, 20372 m/sec, 4521844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/1310 71/2000 BART-PT-040-LTLFireability-05 3199654 m, 19875 m/sec, 4673118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/1310 72/2000 BART-PT-040-LTLFireability-05 3304155 m, 20900 m/sec, 4828063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/1310 74/2000 BART-PT-040-LTLFireability-05 3406803 m, 20529 m/sec, 4977901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/1310 75/2000 BART-PT-040-LTLFireability-05 3515018 m, 21643 m/sec, 5135342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/1310 77/2000 BART-PT-040-LTLFireability-05 3622447 m, 21485 m/sec, 5292968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/1310 78/2000 BART-PT-040-LTLFireability-05 3728732 m, 21257 m/sec, 5450726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/1310 79/2000 BART-PT-040-LTLFireability-05 3826483 m, 19550 m/sec, 5602741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/1310 81/2000 BART-PT-040-LTLFireability-05 3929007 m, 20504 m/sec, 5753704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/1310 83/2000 BART-PT-040-LTLFireability-05 4040150 m, 22228 m/sec, 5908088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/1310 84/2000 BART-PT-040-LTLFireability-05 4140958 m, 20161 m/sec, 6057041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/1310 86/2000 BART-PT-040-LTLFireability-05 4246920 m, 21192 m/sec, 6211862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/1310 87/2000 BART-PT-040-LTLFireability-05 4355223 m, 21660 m/sec, 6368062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/1310 89/2000 BART-PT-040-LTLFireability-05 4465305 m, 22016 m/sec, 6524049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/1310 90/2000 BART-PT-040-LTLFireability-05 4570890 m, 21117 m/sec, 6677840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/1310 92/2000 BART-PT-040-LTLFireability-05 4668988 m, 19619 m/sec, 6826911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/1310 94/2000 BART-PT-040-LTLFireability-05 4779827 m, 22167 m/sec, 6981613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/1310 95/2000 BART-PT-040-LTLFireability-05 4890301 m, 22094 m/sec, 7137312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/1310 97/2000 BART-PT-040-LTLFireability-05 4993481 m, 20636 m/sec, 7290059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/1310 98/2000 BART-PT-040-LTLFireability-05 5102816 m, 21867 m/sec, 7447527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/1310 100/2000 BART-PT-040-LTLFireability-05 5204869 m, 20410 m/sec, 7598912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/1310 102/2000 BART-PT-040-LTLFireability-05 5311626 m, 21351 m/sec, 7755131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/1310 103/2000 BART-PT-040-LTLFireability-05 5412446 m, 20164 m/sec, 7905264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/1310 105/2000 BART-PT-040-LTLFireability-05 5510799 m, 19670 m/sec, 8051711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/1310 106/2000 BART-PT-040-LTLFireability-05 5618560 m, 21552 m/sec, 8209166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/1310 108/2000 BART-PT-040-LTLFireability-05 5718682 m, 20024 m/sec, 8359241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/1310 109/2000 BART-PT-040-LTLFireability-05 5822152 m, 20694 m/sec, 8513015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/1310 111/2000 BART-PT-040-LTLFireability-05 5936263 m, 22822 m/sec, 8672544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/1310 112/2000 BART-PT-040-LTLFireability-05 6046320 m, 22011 m/sec, 8831375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/1310 114/2000 BART-PT-040-LTLFireability-05 6146216 m, 19979 m/sec, 8985449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/1310 115/2000 BART-PT-040-LTLFireability-05 6253914 m, 21539 m/sec, 9142323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/1310 117/2000 BART-PT-040-LTLFireability-05 6350997 m, 19416 m/sec, 9293738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/1310 119/2000 BART-PT-040-LTLFireability-05 6452046 m, 20209 m/sec, 9449713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/1310 120/2000 BART-PT-040-LTLFireability-05 6550118 m, 19614 m/sec, 9599058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/1310 121/2000 BART-PT-040-LTLFireability-05 6658620 m, 21700 m/sec, 9758499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/1310 123/2000 BART-PT-040-LTLFireability-05 6767238 m, 21723 m/sec, 9917766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/1310 124/2000 BART-PT-040-LTLFireability-05 6865391 m, 19630 m/sec, 10074755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/1310 126/2000 BART-PT-040-LTLFireability-05 6966831 m, 20288 m/sec, 10230706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/1310 127/2000 BART-PT-040-LTLFireability-05 7070623 m, 20758 m/sec, 10387761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/1310 128/2000 BART-PT-040-LTLFireability-05 7180999 m, 22075 m/sec, 10548314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/1310 130/2000 BART-PT-040-LTLFireability-05 7283252 m, 20450 m/sec, 10702634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/1310 131/2000 BART-PT-040-LTLFireability-05 7389392 m, 21228 m/sec, 10856049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/1310 133/2000 BART-PT-040-LTLFireability-05 7491957 m, 20513 m/sec, 11006379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/1310 135/2000 BART-PT-040-LTLFireability-05 7588624 m, 19333 m/sec, 11157434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/1310 136/2000 BART-PT-040-LTLFireability-05 7684063 m, 19087 m/sec, 11306642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/1310 138/2000 BART-PT-040-LTLFireability-05 7786589 m, 20505 m/sec, 11460056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/1310 139/2000 BART-PT-040-LTLFireability-05 7896469 m, 21976 m/sec, 11618897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/1310 141/2000 BART-PT-040-LTLFireability-05 8007288 m, 22163 m/sec, 11778248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/1310 143/2000 BART-PT-040-LTLFireability-05 8117018 m, 21946 m/sec, 11936392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 395/1310 145/2000 BART-PT-040-LTLFireability-05 8228720 m, 22340 m/sec, 12095160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 400/1310 146/2000 BART-PT-040-LTLFireability-05 8338802 m, 22016 m/sec, 12254555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 405/1310 148/2000 BART-PT-040-LTLFireability-05 8452807 m, 22801 m/sec, 12418077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 410/1310 150/2000 BART-PT-040-LTLFireability-05 8567215 m, 22881 m/sec, 12580649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 415/1310 151/2000 BART-PT-040-LTLFireability-05 8678643 m, 22285 m/sec, 12741915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 420/1310 153/2000 BART-PT-040-LTLFireability-05 8786932 m, 21657 m/sec, 12897812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 425/1310 154/2000 BART-PT-040-LTLFireability-05 8879306 m, 18474 m/sec, 13046401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 430/1310 156/2000 BART-PT-040-LTLFireability-05 8988654 m, 21869 m/sec, 13207270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 435/1310 157/2000 BART-PT-040-LTLFireability-05 9103327 m, 22934 m/sec, 13368310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 440/1310 159/2000 BART-PT-040-LTLFireability-05 9214668 m, 22268 m/sec, 13527934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 445/1310 161/2000 BART-PT-040-LTLFireability-05 9316854 m, 20437 m/sec, 13684281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 450/1310 163/2000 BART-PT-040-LTLFireability-05 9433887 m, 23406 m/sec, 13844206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 455/1310 165/2000 BART-PT-040-LTLFireability-05 9547319 m, 22686 m/sec, 14001655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 460/1310 166/2000 BART-PT-040-LTLFireability-05 9655967 m, 21729 m/sec, 14158768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 465/1310 169/2000 BART-PT-040-LTLFireability-05 9763320 m, 21470 m/sec, 14313941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 470/1310 170/2000 BART-PT-040-LTLFireability-05 9868855 m, 21107 m/sec, 14469698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 475/1310 172/2000 BART-PT-040-LTLFireability-05 9976880 m, 21605 m/sec, 14627347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 480/1310 173/2000 BART-PT-040-LTLFireability-05 10085686 m, 21761 m/sec, 14785902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 485/1310 175/2000 BART-PT-040-LTLFireability-05 10195336 m, 21930 m/sec, 14944171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 490/1310 177/2000 BART-PT-040-LTLFireability-05 10304037 m, 21740 m/sec, 15100169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 495/1310 179/2000 BART-PT-040-LTLFireability-05 10415663 m, 22325 m/sec, 15258638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 500/1310 181/2000 BART-PT-040-LTLFireability-05 10528249 m, 22517 m/sec, 15419603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 505/1310 182/2000 BART-PT-040-LTLFireability-05 10640414 m, 22433 m/sec, 15580386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 510/1310 184/2000 BART-PT-040-LTLFireability-05 10753520 m, 22621 m/sec, 15741569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 515/1310 186/2000 BART-PT-040-LTLFireability-05 10861089 m, 21513 m/sec, 15899961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 520/1310 187/2000 BART-PT-040-LTLFireability-05 10965421 m, 20866 m/sec, 16056318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 525/1310 189/2000 BART-PT-040-LTLFireability-05 11071997 m, 21315 m/sec, 16215361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 530/1310 191/2000 BART-PT-040-LTLFireability-05 11181075 m, 21815 m/sec, 16373245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 535/1310 192/2000 BART-PT-040-LTLFireability-05 11289046 m, 21594 m/sec, 16529656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 540/1310 193/2000 BART-PT-040-LTLFireability-05 11381968 m, 18584 m/sec, 16678487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 545/1310 195/2000 BART-PT-040-LTLFireability-05 11490325 m, 21671 m/sec, 16836067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 550/1310 196/2000 BART-PT-040-LTLFireability-05 11593172 m, 20569 m/sec, 16992546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 555/1310 198/2000 BART-PT-040-LTLFireability-05 11700769 m, 21519 m/sec, 17151669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 560/1310 199/2000 BART-PT-040-LTLFireability-05 11807127 m, 21271 m/sec, 17311620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 565/1310 201/2000 BART-PT-040-LTLFireability-05 11919140 m, 22402 m/sec, 17470998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 570/1310 202/2000 BART-PT-040-LTLFireability-05 12021410 m, 20454 m/sec, 17627564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 575/1310 204/2000 BART-PT-040-LTLFireability-05 12123594 m, 20436 m/sec, 17784863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 580/1310 205/2000 BART-PT-040-LTLFireability-05 12225706 m, 20422 m/sec, 17940204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 585/1310 207/2000 BART-PT-040-LTLFireability-05 12326814 m, 20221 m/sec, 18098409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 590/1310 208/2000 BART-PT-040-LTLFireability-05 12433543 m, 21345 m/sec, 18255788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 595/1310 209/2000 BART-PT-040-LTLFireability-05 12535976 m, 20486 m/sec, 18411056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 600/1310 211/2000 BART-PT-040-LTLFireability-05 12644990 m, 21802 m/sec, 18571391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 605/1310 212/2000 BART-PT-040-LTLFireability-05 12743364 m, 19674 m/sec, 18724869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 610/1310 214/2000 BART-PT-040-LTLFireability-05 12853508 m, 22028 m/sec, 18881334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 615/1310 216/2000 BART-PT-040-LTLFireability-05 12960318 m, 21362 m/sec, 19037231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 620/1310 217/2000 BART-PT-040-LTLFireability-05 13067232 m, 21382 m/sec, 19189368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 625/1310 218/2000 BART-PT-040-LTLFireability-05 13130949 m, 12743 m/sec, 19291759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 630/1310 219/2000 BART-PT-040-LTLFireability-05 13227086 m, 19227 m/sec, 19441128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 635/1310 220/2000 BART-PT-040-LTLFireability-05 13269967 m, 8576 m/sec, 19501980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-040"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-040, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168900484"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-040.tgz
mv BART-PT-040 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;