About the Execution of LoLA for BART-PT-040
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.264 | 1264846.00 | 1275647.00 | 4480.40 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168900481.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-040, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168900481
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 67M
-rw-r--r-- 1 mcc users 2.8M Apr 12 23:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 9.8M Apr 12 23:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2M Apr 12 21:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 12 21:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.2M Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.0M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.6M Apr 13 01:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 5.5M Apr 13 01:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3M Apr 13 00:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 13 00:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 333K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 671K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-040-CTLCardinality-2024-00
FORMULA_NAME BART-PT-040-CTLCardinality-2024-01
FORMULA_NAME BART-PT-040-CTLCardinality-2024-02
FORMULA_NAME BART-PT-040-CTLCardinality-2024-03
FORMULA_NAME BART-PT-040-CTLCardinality-2024-04
FORMULA_NAME BART-PT-040-CTLCardinality-2024-05
FORMULA_NAME BART-PT-040-CTLCardinality-2024-06
FORMULA_NAME BART-PT-040-CTLCardinality-2024-07
FORMULA_NAME BART-PT-040-CTLCardinality-2024-08
FORMULA_NAME BART-PT-040-CTLCardinality-2024-09
FORMULA_NAME BART-PT-040-CTLCardinality-2024-10
FORMULA_NAME BART-PT-040-CTLCardinality-2024-11
FORMULA_NAME BART-PT-040-CTLCardinality-2024-12
FORMULA_NAME BART-PT-040-CTLCardinality-2024-13
FORMULA_NAME BART-PT-040-CTLCardinality-2024-14
FORMULA_NAME BART-PT-040-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717174040721
BK_STOP 1717175305567
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 0 BART-PT-040-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for BART-PT-040-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 21 BART-PT-040-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for BART-PT-040-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for BART-PT-040-CTLCardinality-2024-00 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 27 BART-PT-040-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for BART-PT-040-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 530
[[35mlola[0m][I] fired transitions : 530
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 BART-PT-040-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BART-PT-040-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 BART-PT-040-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for BART-PT-040-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 BART-PT-040-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for BART-PT-040-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for BART-PT-040-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BART-PT-040-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 27 BART-PT-040-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for BART-PT-040-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 411
[[35mlola[0m][I] fired transitions : 411
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 16:48:17] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 0 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 0 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 BART-PT-040-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 2/294 1/2000 BART-PT-040-CTLCardinality-2024-14 13603 m, 2720 m/sec, 14095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for BART-PT-040-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13603
[[35mlola[0m][I] fired transitions : 14095
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 BART-PT-040-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 321 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for BART-PT-040-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 357
[[35mlola[0m][I] fired transitions : 357
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 BART-PT-040-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/353 2/2000 BART-PT-040-CTLCardinality-2024-13 108122 m, 21624 m/sec, 240424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 10/353 3/2000 BART-PT-040-CTLCardinality-2024-13 218787 m, 22133 m/sec, 487127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 15/353 4/2000 BART-PT-040-CTLCardinality-2024-13 327432 m, 21729 m/sec, 732162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 20/353 6/2000 BART-PT-040-CTLCardinality-2024-13 434462 m, 21406 m/sec, 975447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 25/353 7/2000 BART-PT-040-CTLCardinality-2024-13 544356 m, 21978 m/sec, 1225040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 30/353 8/2000 BART-PT-040-CTLCardinality-2024-13 656649 m, 22458 m/sec, 1477057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 35/353 10/2000 BART-PT-040-CTLCardinality-2024-13 770427 m, 22755 m/sec, 1734359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 40/353 11/2000 BART-PT-040-CTLCardinality-2024-13 882389 m, 22392 m/sec, 1989150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 45/353 12/2000 BART-PT-040-CTLCardinality-2024-13 979045 m, 19331 m/sec, 2207874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 50/353 14/2000 BART-PT-040-CTLCardinality-2024-13 1084190 m, 21029 m/sec, 2446628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 55/353 15/2000 BART-PT-040-CTLCardinality-2024-13 1191304 m, 21422 m/sec, 2692520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 60/353 16/2000 BART-PT-040-CTLCardinality-2024-13 1300175 m, 21774 m/sec, 2940453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 65/353 18/2000 BART-PT-040-CTLCardinality-2024-13 1406598 m, 21284 m/sec, 3180607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 70/353 19/2000 BART-PT-040-CTLCardinality-2024-13 1515071 m, 21694 m/sec, 3427631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 75/353 20/2000 BART-PT-040-CTLCardinality-2024-13 1622703 m, 21526 m/sec, 3673414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 80/353 22/2000 BART-PT-040-CTLCardinality-2024-13 1731147 m, 21688 m/sec, 3920081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 85/353 23/2000 BART-PT-040-CTLCardinality-2024-13 1834227 m, 20616 m/sec, 4162790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 90/353 24/2000 BART-PT-040-CTLCardinality-2024-13 1935164 m, 20187 m/sec, 4403267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 95/353 26/2000 BART-PT-040-CTLCardinality-2024-13 2038588 m, 20684 m/sec, 4647199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 100/353 27/2000 BART-PT-040-CTLCardinality-2024-13 2143708 m, 21024 m/sec, 4896775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 105/353 28/2000 BART-PT-040-CTLCardinality-2024-13 2248351 m, 20928 m/sec, 5145863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 110/353 30/2000 BART-PT-040-CTLCardinality-2024-13 2352718 m, 20873 m/sec, 5393413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 115/353 31/2000 BART-PT-040-CTLCardinality-2024-13 2456301 m, 20716 m/sec, 5639062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 120/353 32/2000 BART-PT-040-CTLCardinality-2024-13 2553123 m, 19364 m/sec, 5866305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 125/353 34/2000 BART-PT-040-CTLCardinality-2024-13 2658365 m, 21048 m/sec, 6114903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 130/353 35/2000 BART-PT-040-CTLCardinality-2024-13 2753162 m, 18959 m/sec, 6340636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 135/353 37/2000 BART-PT-040-CTLCardinality-2024-13 2858541 m, 21075 m/sec, 6590457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 140/353 38/2000 BART-PT-040-CTLCardinality-2024-13 2963688 m, 21029 m/sec, 6839251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 145/353 39/2000 BART-PT-040-CTLCardinality-2024-13 3063483 m, 19959 m/sec, 7076148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 150/353 41/2000 BART-PT-040-CTLCardinality-2024-13 3164894 m, 20282 m/sec, 7315626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 155/353 42/2000 BART-PT-040-CTLCardinality-2024-13 3270159 m, 21053 m/sec, 7565329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 160/353 43/2000 BART-PT-040-CTLCardinality-2024-13 3365537 m, 19075 m/sec, 7792378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 165/353 44/2000 BART-PT-040-CTLCardinality-2024-13 3469446 m, 20781 m/sec, 8039149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 170/353 46/2000 BART-PT-040-CTLCardinality-2024-13 3574478 m, 21006 m/sec, 8288929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 175/353 47/2000 BART-PT-040-CTLCardinality-2024-13 3679858 m, 21076 m/sec, 8538362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 180/353 48/2000 BART-PT-040-CTLCardinality-2024-13 3782194 m, 20467 m/sec, 8782629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 185/353 50/2000 BART-PT-040-CTLCardinality-2024-13 3883973 m, 20355 m/sec, 9019106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 190/353 51/2000 BART-PT-040-CTLCardinality-2024-13 3982895 m, 19784 m/sec, 9253024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 195/353 52/2000 BART-PT-040-CTLCardinality-2024-13 4082415 m, 19904 m/sec, 9489405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 200/353 54/2000 BART-PT-040-CTLCardinality-2024-13 4185158 m, 20548 m/sec, 9732933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 205/353 55/2000 BART-PT-040-CTLCardinality-2024-13 4288207 m, 20609 m/sec, 9976686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 210/353 56/2000 BART-PT-040-CTLCardinality-2024-13 4390463 m, 20451 m/sec, 10218924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 215/353 58/2000 BART-PT-040-CTLCardinality-2024-13 4490309 m, 19969 m/sec, 10455334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 220/353 59/2000 BART-PT-040-CTLCardinality-2024-13 4590929 m, 20124 m/sec, 10693326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 225/353 60/2000 BART-PT-040-CTLCardinality-2024-13 4693844 m, 20583 m/sec, 10936708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 230/353 62/2000 BART-PT-040-CTLCardinality-2024-13 4798282 m, 20887 m/sec, 11182002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 235/353 63/2000 BART-PT-040-CTLCardinality-2024-13 4900874 m, 20518 m/sec, 11425414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 240/353 64/2000 BART-PT-040-CTLCardinality-2024-13 5003302 m, 20485 m/sec, 11669466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 245/353 66/2000 BART-PT-040-CTLCardinality-2024-13 5109515 m, 21242 m/sec, 11920872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 250/353 67/2000 BART-PT-040-CTLCardinality-2024-13 5215949 m, 21286 m/sec, 12172052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 255/353 69/2000 BART-PT-040-CTLCardinality-2024-13 5322158 m, 21241 m/sec, 12423017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 260/353 70/2000 BART-PT-040-CTLCardinality-2024-13 5428528 m, 21274 m/sec, 12673759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 265/353 71/2000 BART-PT-040-CTLCardinality-2024-13 5532876 m, 20869 m/sec, 12921904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 270/353 73/2000 BART-PT-040-CTLCardinality-2024-13 5637896 m, 21004 m/sec, 13171288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 275/353 74/2000 BART-PT-040-CTLCardinality-2024-13 5742593 m, 20939 m/sec, 13418910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 280/353 76/2000 BART-PT-040-CTLCardinality-2024-13 5847256 m, 20932 m/sec, 13666762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 285/353 77/2000 BART-PT-040-CTLCardinality-2024-13 5952419 m, 21032 m/sec, 13915905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 290/353 78/2000 BART-PT-040-CTLCardinality-2024-13 6058092 m, 21134 m/sec, 14165634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 295/353 80/2000 BART-PT-040-CTLCardinality-2024-13 6163384 m, 21058 m/sec, 14414717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 300/353 81/2000 BART-PT-040-CTLCardinality-2024-13 6268738 m, 21070 m/sec, 14664758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 305/353 83/2000 BART-PT-040-CTLCardinality-2024-13 6373609 m, 20974 m/sec, 14913762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 310/353 84/2000 BART-PT-040-CTLCardinality-2024-13 6477052 m, 20688 m/sec, 15160666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 315/353 85/2000 BART-PT-040-CTLCardinality-2024-13 6581313 m, 20852 m/sec, 15408520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 320/353 87/2000 BART-PT-040-CTLCardinality-2024-13 6685173 m, 20772 m/sec, 15655693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 325/353 88/2000 BART-PT-040-CTLCardinality-2024-13 6789565 m, 20878 m/sec, 15904540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 330/353 89/2000 BART-PT-040-CTLCardinality-2024-13 6893404 m, 20767 m/sec, 16150559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 335/353 91/2000 BART-PT-040-CTLCardinality-2024-13 6993977 m, 20114 m/sec, 16391929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 340/353 92/2000 BART-PT-040-CTLCardinality-2024-13 7091845 m, 19573 m/sec, 16625055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 345/353 93/2000 BART-PT-040-CTLCardinality-2024-13 7193246 m, 20280 m/sec, 16867684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 350/353 94/2000 BART-PT-040-CTLCardinality-2024-13 7296885 m, 20727 m/sec, 17112146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for BART-PT-040-CTLCardinality-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 BART-PT-040-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 BART-PT-040-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 3177 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for BART-PT-040-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 165
[[35mlola[0m][I] fired transitions : 330
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/353 2/5 BART-PT-040-CTLCardinality-2024-13 109832 m, -1437410 m/sec, 244334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 10/353 3/5 BART-PT-040-CTLCardinality-2024-13 225711 m, 23175 m/sec, 502434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 15/353 5/5 BART-PT-040-CTLCardinality-2024-13 332311 m, 21320 m/sec, 743211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for BART-PT-040-CTLCardinality-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 BART-PT-040-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 5/394 3/2000 BART-PT-040-CTLCardinality-2024-11 190730 m, 38146 m/sec, 234460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 10/394 5/2000 BART-PT-040-CTLCardinality-2024-11 377727 m, 37399 m/sec, 469904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 15/394 7/2000 BART-PT-040-CTLCardinality-2024-11 561873 m, 36829 m/sec, 702703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 20/394 10/2000 BART-PT-040-CTLCardinality-2024-11 747468 m, 37119 m/sec, 936347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 25/394 12/2000 BART-PT-040-CTLCardinality-2024-11 930378 m, 36582 m/sec, 1168039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 30/394 14/2000 BART-PT-040-CTLCardinality-2024-11 1111964 m, 36317 m/sec, 1401793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 35/394 16/2000 BART-PT-040-CTLCardinality-2024-11 1296372 m, 36881 m/sec, 1636645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 40/394 18/2000 BART-PT-040-CTLCardinality-2024-11 1480736 m, 36872 m/sec, 1870719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 45/394 21/2000 BART-PT-040-CTLCardinality-2024-11 1664000 m, 36652 m/sec, 2103421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 50/394 23/2000 BART-PT-040-CTLCardinality-2024-11 1834048 m, 34009 m/sec, 2332020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 55/394 25/2000 BART-PT-040-CTLCardinality-2024-11 1999057 m, 33001 m/sec, 2558746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 60/394 27/2000 BART-PT-040-CTLCardinality-2024-11 2164941 m, 33176 m/sec, 2787127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 65/394 30/2000 BART-PT-040-CTLCardinality-2024-11 2330812 m, 33174 m/sec, 3015284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 70/394 32/2000 BART-PT-040-CTLCardinality-2024-11 2498501 m, 33537 m/sec, 3242802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 75/394 34/2000 BART-PT-040-CTLCardinality-2024-11 2658078 m, 31915 m/sec, 3460099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 80/394 36/2000 BART-PT-040-CTLCardinality-2024-11 2822109 m, 32806 m/sec, 3686169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 85/394 38/2000 BART-PT-040-CTLCardinality-2024-11 2987345 m, 33047 m/sec, 3912466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 90/394 40/2000 BART-PT-040-CTLCardinality-2024-11 3153530 m, 33237 m/sec, 4139446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 95/394 42/2000 BART-PT-040-CTLCardinality-2024-11 3318019 m, 32897 m/sec, 4365999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 100/394 44/2000 BART-PT-040-CTLCardinality-2024-11 3476540 m, 31704 m/sec, 4583757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 105/394 47/2000 BART-PT-040-CTLCardinality-2024-11 3640782 m, 32848 m/sec, 4809412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 110/394 49/2000 BART-PT-040-CTLCardinality-2024-11 3807419 m, 33327 m/sec, 5036218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 115/394 51/2000 BART-PT-040-CTLCardinality-2024-11 3973067 m, 33129 m/sec, 5260383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 120/394 53/2000 BART-PT-040-CTLCardinality-2024-11 4135641 m, 32514 m/sec, 5483972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 125/394 55/2000 BART-PT-040-CTLCardinality-2024-11 4288676 m, 30607 m/sec, 5693759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 130/394 57/2000 BART-PT-040-CTLCardinality-2024-11 4453150 m, 32894 m/sec, 5918030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 135/394 59/2000 BART-PT-040-CTLCardinality-2024-11 4617037 m, 32777 m/sec, 6142956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 140/394 61/2000 BART-PT-040-CTLCardinality-2024-11 4779498 m, 32492 m/sec, 6362202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 145/394 63/2000 BART-PT-040-CTLCardinality-2024-11 4935323 m, 31165 m/sec, 6577475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 150/394 66/2000 BART-PT-040-CTLCardinality-2024-11 5100998 m, 33135 m/sec, 6804741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 155/394 68/2000 BART-PT-040-CTLCardinality-2024-11 5268370 m, 33474 m/sec, 7031554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 160/394 70/2000 BART-PT-040-CTLCardinality-2024-11 5435796 m, 33485 m/sec, 7259056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 165/394 72/2000 BART-PT-040-CTLCardinality-2024-11 5599553 m, 32751 m/sec, 7485179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 170/394 75/2000 BART-PT-040-CTLCardinality-2024-11 5765218 m, 33133 m/sec, 7710725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 175/394 77/2000 BART-PT-040-CTLCardinality-2024-11 5929092 m, 32774 m/sec, 7935617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 180/394 79/2000 BART-PT-040-CTLCardinality-2024-11 6095238 m, 33229 m/sec, 8161510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 185/394 81/2000 BART-PT-040-CTLCardinality-2024-11 6259742 m, 32900 m/sec, 8388146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 190/394 83/2000 BART-PT-040-CTLCardinality-2024-11 6422368 m, 32525 m/sec, 8612833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 195/394 85/2000 BART-PT-040-CTLCardinality-2024-11 6585893 m, 32705 m/sec, 8837858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 200/394 88/2000 BART-PT-040-CTLCardinality-2024-11 6749953 m, 32812 m/sec, 9064139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 205/394 90/2000 BART-PT-040-CTLCardinality-2024-11 6912274 m, 32464 m/sec, 9288054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 210/394 92/2000 BART-PT-040-CTLCardinality-2024-11 7073871 m, 32319 m/sec, 9513616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 215/394 94/2000 BART-PT-040-CTLCardinality-2024-11 7238437 m, 32913 m/sec, 9739503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 220/394 96/2000 BART-PT-040-CTLCardinality-2024-11 7402940 m, 32900 m/sec, 9966427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 225/394 98/2000 BART-PT-040-CTLCardinality-2024-11 7567361 m, 32884 m/sec, 10189966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 230/394 100/2000 BART-PT-040-CTLCardinality-2024-11 7718799 m, 30287 m/sec, 10398294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 235/394 102/2000 BART-PT-040-CTLCardinality-2024-11 7871872 m, 30614 m/sec, 10608932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 240/394 104/2000 BART-PT-040-CTLCardinality-2024-11 8035628 m, 32751 m/sec, 10834172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 245/394 106/2000 BART-PT-040-CTLCardinality-2024-11 8189332 m, 30740 m/sec, 11043310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 250/394 108/2000 BART-PT-040-CTLCardinality-2024-11 8342653 m, 30664 m/sec, 11253554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 255/394 110/2000 BART-PT-040-CTLCardinality-2024-11 8505054 m, 32480 m/sec, 11475751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 260/394 112/2000 BART-PT-040-CTLCardinality-2024-11 8668316 m, 32652 m/sec, 11698706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 265/394 114/2000 BART-PT-040-CTLCardinality-2024-11 8831755 m, 32687 m/sec, 11922611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 270/394 116/2000 BART-PT-040-CTLCardinality-2024-11 8992698 m, 32188 m/sec, 12145809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 275/394 118/2000 BART-PT-040-CTLCardinality-2024-11 9155338 m, 32528 m/sec, 12369064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 280/394 121/2000 BART-PT-040-CTLCardinality-2024-11 9316130 m, 32158 m/sec, 12592161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 285/394 123/2000 BART-PT-040-CTLCardinality-2024-11 9480099 m, 32793 m/sec, 12817947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 290/394 125/2000 BART-PT-040-CTLCardinality-2024-11 9643472 m, 32674 m/sec, 13041850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 295/394 127/2000 BART-PT-040-CTLCardinality-2024-11 9806181 m, 32541 m/sec, 13265256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 300/394 129/2000 BART-PT-040-CTLCardinality-2024-11 9972616 m, 33287 m/sec, 13490317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 305/394 132/2000 BART-PT-040-CTLCardinality-2024-11 10135866 m, 32650 m/sec, 13714793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 310/394 134/2000 BART-PT-040-CTLCardinality-2024-11 10298001 m, 32427 m/sec, 13938709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 315/394 136/2000 BART-PT-040-CTLCardinality-2024-11 10460300 m, 32459 m/sec, 14162359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 320/394 138/2000 BART-PT-040-CTLCardinality-2024-11 10633373 m, 34614 m/sec, 14392640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 325/394 140/2000 BART-PT-040-CTLCardinality-2024-11 10791232 m, 31571 m/sec, 14609271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 330/394 142/2000 BART-PT-040-CTLCardinality-2024-11 10957164 m, 33186 m/sec, 14836590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 335/394 144/2000 BART-PT-040-CTLCardinality-2024-11 11124589 m, 33485 m/sec, 15065674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 340/394 147/2000 BART-PT-040-CTLCardinality-2024-11 11290950 m, 33272 m/sec, 15292065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 345/394 149/2000 BART-PT-040-CTLCardinality-2024-11 11457392 m, 33288 m/sec, 15521182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 350/394 151/2000 BART-PT-040-CTLCardinality-2024-11 11622644 m, 33050 m/sec, 15748140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 355/394 153/2000 BART-PT-040-CTLCardinality-2024-11 11788541 m, 33179 m/sec, 15976563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 360/394 155/2000 BART-PT-040-CTLCardinality-2024-11 11956000 m, 33491 m/sec, 16204825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 365/394 157/2000 BART-PT-040-CTLCardinality-2024-11 12110951 m, 30990 m/sec, 16416741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 370/394 160/2000 BART-PT-040-CTLCardinality-2024-11 12274235 m, 32656 m/sec, 16641959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 375/394 162/2000 BART-PT-040-CTLCardinality-2024-11 12437082 m, 32569 m/sec, 16864725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 380/394 164/2000 BART-PT-040-CTLCardinality-2024-11 12602860 m, 33155 m/sec, 17090917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 385/394 166/2000 BART-PT-040-CTLCardinality-2024-11 12768543 m, 33136 m/sec, 17317042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 390/394 168/2000 BART-PT-040-CTLCardinality-2024-11 12934486 m, 33188 m/sec, 17543402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for BART-PT-040-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 49 BART-PT-040-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 BART-PT-040-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2762 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 5/394 3/2000 BART-PT-040-CTLCardinality-2024-11 180156 m, 36031 m/sec, 221365 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 5/2762 3/5 BART-PT-040-CTLCardinality-2024-11 178102 m, -2551276 m/sec, 218817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 10/394 5/2000 BART-PT-040-CTLCardinality-2024-11 363195 m, 36607 m/sec, 451376 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 10/345 5/5 BART-PT-040-CTLCardinality-2024-11 368224 m, 38024 m/sec, 457523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for BART-PT-040-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 15/394 7/2000 BART-PT-040-CTLCardinality-2024-11 551228 m, 37606 m/sec, 689565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 20/394 9/2000 BART-PT-040-CTLCardinality-2024-11 738851 m, 37524 m/sec, 925361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 25/394 12/2000 BART-PT-040-CTLCardinality-2024-11 920696 m, 36369 m/sec, 1155223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 30/394 14/2000 BART-PT-040-CTLCardinality-2024-11 1098822 m, 35625 m/sec, 1384035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 35/394 16/2000 BART-PT-040-CTLCardinality-2024-11 1277965 m, 35828 m/sec, 1613553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 40/394 18/2000 BART-PT-040-CTLCardinality-2024-11 1459497 m, 36306 m/sec, 1843013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 45/394 20/2000 BART-PT-040-CTLCardinality-2024-11 1638264 m, 35753 m/sec, 2071934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 50/394 23/2000 BART-PT-040-CTLCardinality-2024-11 1809141 m, 34175 m/sec, 2298327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 55/394 25/2000 BART-PT-040-CTLCardinality-2024-11 1973136 m, 32799 m/sec, 2523790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 60/394 27/2000 BART-PT-040-CTLCardinality-2024-11 2137652 m, 32903 m/sec, 2748675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 65/394 29/2000 BART-PT-040-CTLCardinality-2024-11 2302269 m, 32923 m/sec, 2975360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 70/394 31/2000 BART-PT-040-CTLCardinality-2024-11 2468091 m, 33164 m/sec, 3201603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 75/394 34/2000 BART-PT-040-CTLCardinality-2024-11 2633478 m, 33077 m/sec, 3426532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 80/394 36/2000 BART-PT-040-CTLCardinality-2024-11 2798226 m, 32949 m/sec, 3652909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 85/394 38/2000 BART-PT-040-CTLCardinality-2024-11 2963259 m, 33006 m/sec, 3879468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 90/394 40/2000 BART-PT-040-CTLCardinality-2024-11 3129308 m, 33209 m/sec, 4106253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 95/394 42/2000 BART-PT-040-CTLCardinality-2024-11 3294116 m, 32961 m/sec, 4332613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 100/394 44/2000 BART-PT-040-CTLCardinality-2024-11 3458803 m, 32937 m/sec, 4559134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 105/394 46/2000 BART-PT-040-CTLCardinality-2024-11 3623531 m, 32945 m/sec, 4785435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 110/394 48/2000 BART-PT-040-CTLCardinality-2024-11 3787953 m, 32884 m/sec, 5010845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 115/394 51/2000 BART-PT-040-CTLCardinality-2024-11 3952334 m, 32876 m/sec, 5232669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 120/394 53/2000 BART-PT-040-CTLCardinality-2024-11 4115706 m, 32674 m/sec, 5456654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 125/394 55/2000 BART-PT-040-CTLCardinality-2024-11 4278386 m, 32536 m/sec, 5679411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 130/394 57/2000 BART-PT-040-CTLCardinality-2024-11 4441519 m, 32626 m/sec, 5901735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 135/394 59/2000 BART-PT-040-CTLCardinality-2024-11 4604826 m, 32661 m/sec, 6126021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 140/394 61/2000 BART-PT-040-CTLCardinality-2024-11 4772449 m, 33524 m/sec, 6352469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 145/394 63/2000 BART-PT-040-CTLCardinality-2024-11 4935627 m, 32635 m/sec, 6577927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 150/394 66/2000 BART-PT-040-CTLCardinality-2024-11 5101122 m, 33099 m/sec, 6804918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 155/394 68/2000 BART-PT-040-CTLCardinality-2024-11 5267525 m, 33280 m/sec, 7030386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 160/394 70/2000 BART-PT-040-CTLCardinality-2024-11 5434556 m, 33406 m/sec, 7257149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 165/394 72/2000 BART-PT-040-CTLCardinality-2024-11 5597447 m, 32578 m/sec, 7482313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 170/394 75/2000 BART-PT-040-CTLCardinality-2024-11 5761752 m, 32861 m/sec, 7705964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 175/394 77/2000 BART-PT-040-CTLCardinality-2024-11 5924878 m, 32625 m/sec, 7929999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 180/394 79/2000 BART-PT-040-CTLCardinality-2024-11 6091113 m, 33247 m/sec, 8155530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 185/394 81/2000 BART-PT-040-CTLCardinality-2024-11 6255007 m, 32778 m/sec, 8381437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 190/394 83/2000 BART-PT-040-CTLCardinality-2024-11 6417203 m, 32439 m/sec, 8605625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 195/394 85/2000 BART-PT-040-CTLCardinality-2024-11 6580220 m, 32603 m/sec, 8830266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 200/394 87/2000 BART-PT-040-CTLCardinality-2024-11 6743491 m, 32654 m/sec, 9055253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 205/394 89/2000 BART-PT-040-CTLCardinality-2024-11 6905057 m, 32313 m/sec, 9278212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 210/394 92/2000 BART-PT-040-CTLCardinality-2024-11 7065662 m, 32121 m/sec, 9501484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 215/394 94/2000 BART-PT-040-CTLCardinality-2024-11 7227068 m, 32281 m/sec, 9724934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 220/394 96/2000 BART-PT-040-CTLCardinality-2024-11 7390824 m, 32751 m/sec, 9949967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 225/394 98/2000 BART-PT-040-CTLCardinality-2024-11 7555096 m, 32854 m/sec, 10173184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 230/394 100/2000 BART-PT-040-CTLCardinality-2024-11 7717711 m, 32523 m/sec, 10396891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 235/394 102/2000 BART-PT-040-CTLCardinality-2024-11 7878052 m, 32068 m/sec, 10618051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 240/394 104/2000 BART-PT-040-CTLCardinality-2024-11 8039916 m, 32372 m/sec, 10839986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 245/394 106/2000 BART-PT-040-CTLCardinality-2024-11 8204080 m, 32832 m/sec, 11063097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 250/394 108/2000 BART-PT-040-CTLCardinality-2024-11 8366996 m, 32583 m/sec, 11286636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 255/394 110/2000 BART-PT-040-CTLCardinality-2024-11 8529052 m, 32411 m/sec, 11509166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 260/394 113/2000 BART-PT-040-CTLCardinality-2024-11 8692773 m, 32744 m/sec, 11732417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 265/394 115/2000 BART-PT-040-CTLCardinality-2024-11 8856574 m, 32760 m/sec, 11956897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 270/394 117/2000 BART-PT-040-CTLCardinality-2024-11 9017516 m, 32188 m/sec, 12179889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 275/394 119/2000 BART-PT-040-CTLCardinality-2024-11 9179671 m, 32431 m/sec, 12402962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 280/394 121/2000 BART-PT-040-CTLCardinality-2024-11 9341038 m, 32273 m/sec, 12625650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 285/394 123/2000 BART-PT-040-CTLCardinality-2024-11 9503381 m, 32468 m/sec, 12849982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 290/394 125/2000 BART-PT-040-CTLCardinality-2024-11 9665645 m, 32452 m/sec, 13071977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 295/394 127/2000 BART-PT-040-CTLCardinality-2024-11 9829120 m, 32695 m/sec, 13294114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 300/394 130/2000 BART-PT-040-CTLCardinality-2024-11 9992393 m, 32654 m/sec, 13516919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 305/394 132/2000 BART-PT-040-CTLCardinality-2024-11 10153574 m, 32236 m/sec, 13739047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 310/394 134/2000 BART-PT-040-CTLCardinality-2024-11 10313873 m, 32059 m/sec, 13961346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 315/394 136/2000 BART-PT-040-CTLCardinality-2024-11 10477692 m, 32763 m/sec, 14184299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 320/394 138/2000 BART-PT-040-CTLCardinality-2024-11 10647463 m, 33954 m/sec, 14411320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 325/394 140/2000 BART-PT-040-CTLCardinality-2024-11 10811805 m, 32868 m/sec, 14637819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 330/394 143/2000 BART-PT-040-CTLCardinality-2024-11 10976864 m, 33011 m/sec, 14863047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 335/394 145/2000 BART-PT-040-CTLCardinality-2024-11 11142539 m, 33135 m/sec, 15090261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 340/394 147/2000 BART-PT-040-CTLCardinality-2024-11 11307820 m, 33056 m/sec, 15315411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 345/394 149/2000 BART-PT-040-CTLCardinality-2024-11 11472571 m, 32950 m/sec, 15541983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 350/394 151/2000 BART-PT-040-CTLCardinality-2024-11 11634636 m, 32413 m/sec, 15764659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 355/394 153/2000 BART-PT-040-CTLCardinality-2024-11 11796824 m, 32437 m/sec, 15987843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 381/394 155/2000 BART-PT-040-CTLCardinality-2024-11 11905256 m, 21686 m/sec, 16135095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-00: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-040-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-040-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-09: DISJ 0 1 0 0 8 0 0 1
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-11: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-040-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 421/394 155/2000 BART-PT-040-CTLCardinality-2024-11 11906805 m, 309 m/sec, 16137341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-040"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-040, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168900481"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-040.tgz
mv BART-PT-040 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;