About the Execution of LoLA for BART-PT-030
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.508 | 815986.00 | 836025.00 | 5156.30 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168800476.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-030, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168800476
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 66M
-rw-r--r-- 1 mcc users 1.3M Apr 12 23:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 4.7M Apr 12 23:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1M Apr 12 21:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 6.9M Apr 12 21:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1008K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 2.5M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8M Apr 13 03:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14M Apr 13 03:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1M Apr 13 00:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14M Apr 13 00:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 97K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 195K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 7.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-030-LTLFireability-00
FORMULA_NAME BART-PT-030-LTLFireability-01
FORMULA_NAME BART-PT-030-LTLFireability-02
FORMULA_NAME BART-PT-030-LTLFireability-03
FORMULA_NAME BART-PT-030-LTLFireability-04
FORMULA_NAME BART-PT-030-LTLFireability-05
FORMULA_NAME BART-PT-030-LTLFireability-06
FORMULA_NAME BART-PT-030-LTLFireability-07
FORMULA_NAME BART-PT-030-LTLFireability-08
FORMULA_NAME BART-PT-030-LTLFireability-09
FORMULA_NAME BART-PT-030-LTLFireability-10
FORMULA_NAME BART-PT-030-LTLFireability-11
FORMULA_NAME BART-PT-030-LTLFireability-12
FORMULA_NAME BART-PT-030-LTLFireability-13
FORMULA_NAME BART-PT-030-LTLFireability-14
FORMULA_NAME BART-PT-030-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717173199449
BK_STOP 1717174015435
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BART-PT-030-LTLFireability-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BART-PT-030-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 BART-PT-030-LTLFireability-08
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for BART-PT-030-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 BART-PT-030-LTLFireability-02
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 2/223 1/2000 BART-PT-030-LTLFireability-02 31589 m, 6317 m/sec, 191425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 7/223 1/2000 BART-PT-030-LTLFireability-02 119256 m, 17533 m/sec, 817407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 12/223 2/2000 BART-PT-030-LTLFireability-02 203263 m, 16801 m/sec, 1469736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 17/223 2/2000 BART-PT-030-LTLFireability-02 288400 m, 17027 m/sec, 2130314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 22/223 3/2000 BART-PT-030-LTLFireability-02 350159 m, 12351 m/sec, 2652186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 27/223 3/2000 BART-PT-030-LTLFireability-02 446401 m, 19248 m/sec, 3382003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 32/223 4/2000 BART-PT-030-LTLFireability-02 555645 m, 21848 m/sec, 4248062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 37/223 5/2000 BART-PT-030-LTLFireability-02 685495 m, 25970 m/sec, 5331940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 42/223 8/2000 BART-PT-030-LTLFireability-02 1198834 m, 102667 m/sec, 9683022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 47/223 14/2000 BART-PT-030-LTLFireability-02 2007767 m, 161786 m/sec, 16616362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 52/223 18/2000 BART-PT-030-LTLFireability-02 2725631 m, 143572 m/sec, 22913402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 57/223 24/2000 BART-PT-030-LTLFireability-02 3584844 m, 171842 m/sec, 29956011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 62/223 29/2000 BART-PT-030-LTLFireability-02 4399174 m, 162866 m/sec, 36770486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 67/223 34/2000 BART-PT-030-LTLFireability-02 5149459 m, 150057 m/sec, 43361393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 72/223 39/2000 BART-PT-030-LTLFireability-02 5926269 m, 155362 m/sec, 50081704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 77/223 45/2000 BART-PT-030-LTLFireability-02 6784946 m, 171735 m/sec, 57175006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 82/223 50/2000 BART-PT-030-LTLFireability-02 7627621 m, 168535 m/sec, 64093554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 87/223 56/2000 BART-PT-030-LTLFireability-02 8481847 m, 170845 m/sec, 70950530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 92/223 61/2000 BART-PT-030-LTLFireability-02 9266334 m, 156897 m/sec, 77603781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 97/223 65/2000 BART-PT-030-LTLFireability-02 10012883 m, 149309 m/sec, 83693554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 102/223 70/2000 BART-PT-030-LTLFireability-02 10684288 m, 134281 m/sec, 89344606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 107/223 74/2000 BART-PT-030-LTLFireability-02 11372396 m, 137621 m/sec, 95061805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 112/223 79/2000 BART-PT-030-LTLFireability-02 12100386 m, 145598 m/sec, 101059222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 117/223 84/2000 BART-PT-030-LTLFireability-02 12842950 m, 148512 m/sec, 107127649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 122/223 89/2000 BART-PT-030-LTLFireability-02 13587372 m, 148884 m/sec, 112979803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 127/223 93/2000 BART-PT-030-LTLFireability-02 14273384 m, 137202 m/sec, 119073760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 132/223 98/2000 BART-PT-030-LTLFireability-02 14974957 m, 140314 m/sec, 125578260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 137/223 102/2000 BART-PT-030-LTLFireability-02 15648979 m, 134804 m/sec, 131892383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 142/223 107/2000 BART-PT-030-LTLFireability-02 16402334 m, 150671 m/sec, 138456932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 147/223 113/2000 BART-PT-030-LTLFireability-02 17329470 m, 185427 m/sec, 145625718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 152/223 118/2000 BART-PT-030-LTLFireability-02 18159108 m, 165927 m/sec, 152453705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 157/223 123/2000 BART-PT-030-LTLFireability-02 18919187 m, 152015 m/sec, 159037212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 162/223 128/2000 BART-PT-030-LTLFireability-02 19673247 m, 150812 m/sec, 165548806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 167/223 133/2000 BART-PT-030-LTLFireability-02 20435639 m, 152478 m/sec, 172064794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 172/223 138/2000 BART-PT-030-LTLFireability-02 21241814 m, 161235 m/sec, 178572884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 177/223 144/2000 BART-PT-030-LTLFireability-02 22055871 m, 162811 m/sec, 185138403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 182/223 149/2000 BART-PT-030-LTLFireability-02 22833644 m, 155554 m/sec, 191627897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 187/223 153/2000 BART-PT-030-LTLFireability-02 23542648 m, 141800 m/sec, 197738591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 192/223 158/2000 BART-PT-030-LTLFireability-02 24260548 m, 143580 m/sec, 203606184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 197/223 162/2000 BART-PT-030-LTLFireability-02 24918696 m, 131629 m/sec, 208976560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 202/223 166/2000 BART-PT-030-LTLFireability-02 25565266 m, 129314 m/sec, 214448226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 207/223 170/2000 BART-PT-030-LTLFireability-02 26208846 m, 128716 m/sec, 220209859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 212/223 176/2000 BART-PT-030-LTLFireability-02 27113034 m, 180837 m/sec, 227109796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 217/223 182/2000 BART-PT-030-LTLFireability-02 27939336 m, 165260 m/sec, 233887108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 222/223 186/2000 BART-PT-030-LTLFireability-02 28614466 m, 135026 m/sec, 240088099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 9 (type EXCL) for BART-PT-030-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 BART-PT-030-LTLFireability-15
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 BART-PT-030-LTLFireability-02
[[35mlola[0m][I] time limit : 3352 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 9 (type EXCL) for BART-PT-030-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/223 2/2000 BART-PT-030-LTLFireability-15 110820 m, 22164 m/sec, 312313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/223 4/2000 BART-PT-030-LTLFireability-15 231897 m, 24215 m/sec, 630611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/223 5/2000 BART-PT-030-LTLFireability-15 347775 m, 23175 m/sec, 951836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/223 6/2000 BART-PT-030-LTLFireability-15 449601 m, 20365 m/sec, 1278784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/223 8/2000 BART-PT-030-LTLFireability-15 563018 m, 22683 m/sec, 1595713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/223 10/2000 BART-PT-030-LTLFireability-15 688705 m, 25137 m/sec, 1908262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/223 12/2000 BART-PT-030-LTLFireability-15 805574 m, 23373 m/sec, 2228961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/223 13/2000 BART-PT-030-LTLFireability-15 931815 m, 25248 m/sec, 2540291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/223 15/2000 BART-PT-030-LTLFireability-15 1057713 m, 25179 m/sec, 2849402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/223 17/2000 BART-PT-030-LTLFireability-15 1180653 m, 24588 m/sec, 3156299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/223 19/2000 BART-PT-030-LTLFireability-15 1299871 m, 23843 m/sec, 3460731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/223 21/2000 BART-PT-030-LTLFireability-15 1413012 m, 22628 m/sec, 3751128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/223 23/2000 BART-PT-030-LTLFireability-15 1529211 m, 23239 m/sec, 4051921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for BART-PT-030-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1561104
[[35mlola[0m][I] fired transitions : 4130193
[[35mlola[0m][I] time used : 66
[[35mlola[0m][I] memory pages used : 23
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 BART-PT-030-LTLFireability-13
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BART-PT-030-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 73378
[[35mlola[0m][I] fired transitions : 198410
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 BART-PT-030-LTLFireability-12
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for BART-PT-030-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1081
[[35mlola[0m][I] fired transitions : 1080
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 BART-PT-030-LTLFireability-11
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for BART-PT-030-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 BART-PT-030-LTLFireability-10
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for BART-PT-030-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 138
[[35mlola[0m][I] fired transitions : 138
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 BART-PT-030-LTLFireability-07
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 0/328 1/2000 BART-PT-030-LTLFireability-07 5800 m, 1160 m/sec, 12604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/328 2/2000 BART-PT-030-LTLFireability-07 80197 m, 14879 m/sec, 216552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/328 3/2000 BART-PT-030-LTLFireability-07 152102 m, 14381 m/sec, 423877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/328 4/2000 BART-PT-030-LTLFireability-07 227055 m, 14990 m/sec, 618203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/328 6/2000 BART-PT-030-LTLFireability-07 301966 m, 14982 m/sec, 812609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 25/328 7/2000 BART-PT-030-LTLFireability-07 370118 m, 13630 m/sec, 1022908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 30/328 7/2000 BART-PT-030-LTLFireability-07 435569 m, 13090 m/sec, 1238908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 35/328 8/2000 BART-PT-030-LTLFireability-07 505554 m, 13997 m/sec, 1445222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 40/328 10/2000 BART-PT-030-LTLFireability-07 580806 m, 15050 m/sec, 1637258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 45/328 11/2000 BART-PT-030-LTLFireability-07 658333 m, 15505 m/sec, 1827773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 50/328 13/2000 BART-PT-030-LTLFireability-07 734972 m, 15327 m/sec, 2024533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 55/328 14/2000 BART-PT-030-LTLFireability-07 807147 m, 14435 m/sec, 2232390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 60/328 15/2000 BART-PT-030-LTLFireability-07 884212 m, 15413 m/sec, 2424627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 65/328 17/2000 BART-PT-030-LTLFireability-07 963302 m, 15818 m/sec, 2613587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 70/328 18/2000 BART-PT-030-LTLFireability-07 1039991 m, 15337 m/sec, 2804448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 75/328 19/2000 BART-PT-030-LTLFireability-07 1111918 m, 14385 m/sec, 2987879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 80/328 21/2000 BART-PT-030-LTLFireability-07 1187224 m, 15061 m/sec, 3172112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 85/328 22/2000 BART-PT-030-LTLFireability-07 1260631 m, 14681 m/sec, 3358288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 90/328 24/2000 BART-PT-030-LTLFireability-07 1334201 m, 14714 m/sec, 3546882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 95/328 25/2000 BART-PT-030-LTLFireability-07 1406454 m, 14450 m/sec, 3734221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 100/328 26/2000 BART-PT-030-LTLFireability-07 1478033 m, 14315 m/sec, 3922480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 105/328 28/2000 BART-PT-030-LTLFireability-07 1551341 m, 14661 m/sec, 4105392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 110/328 29/2000 BART-PT-030-LTLFireability-07 1623153 m, 14362 m/sec, 4291243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 115/328 31/2000 BART-PT-030-LTLFireability-07 1694288 m, 14227 m/sec, 4476016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 120/328 32/2000 BART-PT-030-LTLFireability-07 1765314 m, 14205 m/sec, 4662361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 125/328 33/2000 BART-PT-030-LTLFireability-07 1835779 m, 14093 m/sec, 4848268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 130/328 35/2000 BART-PT-030-LTLFireability-07 1905179 m, 13880 m/sec, 5027706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 135/328 36/2000 BART-PT-030-LTLFireability-07 1980028 m, 14969 m/sec, 5203665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 140/328 37/2000 BART-PT-030-LTLFireability-07 2051425 m, 14279 m/sec, 5383632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 145/328 38/2000 BART-PT-030-LTLFireability-07 2122715 m, 14258 m/sec, 5565358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 150/328 39/2000 BART-PT-030-LTLFireability-07 2195498 m, 14556 m/sec, 5743840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 155/328 40/2000 BART-PT-030-LTLFireability-07 2266773 m, 14255 m/sec, 5924230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 160/328 42/2000 BART-PT-030-LTLFireability-07 2338557 m, 14356 m/sec, 6108827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 165/328 43/2000 BART-PT-030-LTLFireability-07 2409212 m, 14131 m/sec, 6291656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 170/328 44/2000 BART-PT-030-LTLFireability-07 2479090 m, 13975 m/sec, 6475858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 175/328 45/2000 BART-PT-030-LTLFireability-07 2550962 m, 14374 m/sec, 6655595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 180/328 46/2000 BART-PT-030-LTLFireability-07 2621929 m, 14193 m/sec, 6837709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 185/328 48/2000 BART-PT-030-LTLFireability-07 2692170 m, 14048 m/sec, 7020653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 190/328 49/2000 BART-PT-030-LTLFireability-07 2762363 m, 14038 m/sec, 7205223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 195/328 50/2000 BART-PT-030-LTLFireability-07 2832657 m, 14058 m/sec, 7389711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 200/328 51/2000 BART-PT-030-LTLFireability-07 2902637 m, 13996 m/sec, 7574619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 205/328 52/2000 BART-PT-030-LTLFireability-07 2972574 m, 13987 m/sec, 7757636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 210/328 54/2000 BART-PT-030-LTLFireability-07 3043563 m, 14197 m/sec, 7944588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 215/328 55/2000 BART-PT-030-LTLFireability-07 3113417 m, 13970 m/sec, 8127830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 220/328 56/2000 BART-PT-030-LTLFireability-07 3182225 m, 13761 m/sec, 8312715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 225/328 57/2000 BART-PT-030-LTLFireability-07 3250984 m, 13751 m/sec, 8498235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 230/328 59/2000 BART-PT-030-LTLFireability-07 3319258 m, 13654 m/sec, 8683517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 235/328 60/2000 BART-PT-030-LTLFireability-07 3387221 m, 13592 m/sec, 8869871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 240/328 61/2000 BART-PT-030-LTLFireability-07 3456169 m, 13789 m/sec, 9053248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 245/328 63/2000 BART-PT-030-LTLFireability-07 3534979 m, 15762 m/sec, 9229769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 250/328 64/2000 BART-PT-030-LTLFireability-07 3611333 m, 15270 m/sec, 9409493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 255/328 65/2000 BART-PT-030-LTLFireability-07 3689252 m, 15583 m/sec, 9581801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 260/328 67/2000 BART-PT-030-LTLFireability-07 3763899 m, 14929 m/sec, 9759915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 265/328 68/2000 BART-PT-030-LTLFireability-07 3837556 m, 14731 m/sec, 9940059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 270/328 69/2000 BART-PT-030-LTLFireability-07 3909693 m, 14427 m/sec, 10120936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 275/328 71/2000 BART-PT-030-LTLFireability-07 3981815 m, 14424 m/sec, 10301689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 280/328 72/2000 BART-PT-030-LTLFireability-07 4059785 m, 15594 m/sec, 10480029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 285/328 73/2000 BART-PT-030-LTLFireability-07 4139052 m, 15853 m/sec, 10661409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 290/328 75/2000 BART-PT-030-LTLFireability-07 4219065 m, 16002 m/sec, 10834738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 295/328 76/2000 BART-PT-030-LTLFireability-07 4296492 m, 15485 m/sec, 11012958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 300/328 77/2000 BART-PT-030-LTLFireability-07 4373429 m, 15387 m/sec, 11192662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 305/328 78/2000 BART-PT-030-LTLFireability-07 4451700 m, 15654 m/sec, 11368493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 310/328 80/2000 BART-PT-030-LTLFireability-07 4528316 m, 15323 m/sec, 11545732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 315/328 81/2000 BART-PT-030-LTLFireability-07 4603614 m, 15059 m/sec, 11723970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 320/328 82/2000 BART-PT-030-LTLFireability-07 4680601 m, 15397 m/sec, 11901560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 325/328 83/2000 BART-PT-030-LTLFireability-07 4756633 m, 15206 m/sec, 12075238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for BART-PT-030-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 BART-PT-030-LTLFireability-06
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 BART-PT-030-LTLFireability-07
[[35mlola[0m][I] time limit : 2952 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for BART-PT-030-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32380
[[35mlola[0m][I] fired transitions : 80257
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/328 2/5 BART-PT-030-LTLFireability-07 74478 m, -936431 m/sec, 201126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/328 3/5 BART-PT-030-LTLFireability-07 149528 m, 15010 m/sec, 417327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/328 4/5 BART-PT-030-LTLFireability-07 227645 m, 15623 m/sec, 619761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for BART-PT-030-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 BART-PT-030-LTLFireability-05
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for BART-PT-030-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 138
[[35mlola[0m][I] fired transitions : 138
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BART-PT-030-LTLFireability-01
[[35mlola[0m][I] time limit : 418 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BART-PT-030-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32380
[[35mlola[0m][I] fired transitions : 80257
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BART-PT-030-LTLFireability-00
[[35mlola[0m][I] time limit : 488 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BART-PT-030-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 BART-PT-030-LTLFireability-09
[[35mlola[0m][I] time limit : 585 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for BART-PT-030-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 88
[[35mlola[0m][I] fired transitions : 88
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 BART-PT-030-LTLFireability-02
[[35mlola[0m][I] time limit : 732 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 2/732 1/2000 BART-PT-030-LTLFireability-02 11841 m, 2368 m/sec, 18106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 7/732 1/2000 BART-PT-030-LTLFireability-02 45675 m, 6766 m/sec, 68090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 12/732 2/2000 BART-PT-030-LTLFireability-02 79208 m, 6706 m/sec, 118741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 17/732 2/2000 BART-PT-030-LTLFireability-02 111768 m, 6512 m/sec, 167019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 22/732 2/2000 BART-PT-030-LTLFireability-02 142085 m, 6063 m/sec, 213197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 27/732 3/2000 BART-PT-030-LTLFireability-02 173073 m, 6197 m/sec, 258216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 32/732 3/2000 BART-PT-030-LTLFireability-02 203918 m, 6169 m/sec, 301878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 37/732 4/2000 BART-PT-030-LTLFireability-02 235102 m, 6236 m/sec, 347011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 42/732 4/2000 BART-PT-030-LTLFireability-02 266490 m, 6277 m/sec, 391546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 47/732 5/2000 BART-PT-030-LTLFireability-02 298042 m, 6310 m/sec, 435277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 52/732 5/2000 BART-PT-030-LTLFireability-02 330640 m, 6519 m/sec, 481306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 57/732 6/2000 BART-PT-030-LTLFireability-02 361794 m, 6230 m/sec, 526595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 62/732 6/2000 BART-PT-030-LTLFireability-02 390443 m, 5729 m/sec, 567374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 67/732 6/2000 BART-PT-030-LTLFireability-02 409365 m, 3784 m/sec, 592979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 93/732 6/2000 BART-PT-030-LTLFireability-02 409638 m, 54 m/sec, 593346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 98/732 6/2000 BART-PT-030-LTLFireability-02 417203 m, 1513 m/sec, 603864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 104/732 6/2000 BART-PT-030-LTLFireability-02 420423 m, 644 m/sec, 608299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 123/732 6/2000 BART-PT-030-LTLFireability-02 421261 m, 167 m/sec, 609422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-LTLFireability-02: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 129/732 6/2000 BART-PT-030-LTLFireability-02 422955 m, 338 m/sec, 611681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-030"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-030, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168800476"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-030.tgz
mv BART-PT-030 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;