MCC'2024- Execution of r027-smll-171620168800473

About the Execution of LoLA for BART-PT-030

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
14716.647	3600000.00	1823380.00	11465.20	[undef]	Time out reached

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168800473.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-030, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168800473
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 66M
-rw-r--r-- 1 mcc users 1.3M Apr 12 23:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 4.7M Apr 12 23:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1M Apr 12 21:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 6.9M Apr 12 21:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1008K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 2.5M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8M Apr 13 03:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14M Apr 13 03:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1M Apr 13 00:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14M Apr 13 00:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 97K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 195K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 7.1M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-030-CTLCardinality-2024-00
FORMULA_NAME BART-PT-030-CTLCardinality-2024-01
FORMULA_NAME BART-PT-030-CTLCardinality-2024-02
FORMULA_NAME BART-PT-030-CTLCardinality-2024-03
FORMULA_NAME BART-PT-030-CTLCardinality-2024-04
FORMULA_NAME BART-PT-030-CTLCardinality-2024-05
FORMULA_NAME BART-PT-030-CTLCardinality-2024-06
FORMULA_NAME BART-PT-030-CTLCardinality-2024-07
FORMULA_NAME BART-PT-030-CTLCardinality-2024-08
FORMULA_NAME BART-PT-030-CTLCardinality-2024-09
FORMULA_NAME BART-PT-030-CTLCardinality-2024-10
FORMULA_NAME BART-PT-030-CTLCardinality-2024-11
FORMULA_NAME BART-PT-030-CTLCardinality-2024-12
FORMULA_NAME BART-PT-030-CTLCardinality-2024-13
FORMULA_NAME BART-PT-030-CTLCardinality-2024-14
FORMULA_NAME BART-PT-030-CTLCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717169544433

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 3 BART-PT-030-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for BART-PT-030-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 430
[[35mlola[0m][I] fired transitions : 430
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] planning for BART-PT-030-CTLCardinality-2024-01 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 21 BART-PT-030-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/SRCH) for BART-PT-030-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BART-PT-030-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BART-PT-030-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BART-PT-030-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 BART-PT-030-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for BART-PT-030-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BART-PT-030-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 BART-PT-030-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for BART-PT-030-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/SRCH) for 33 BART-PT-030-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL SRCH 1/3575 1/5 BART-PT-030-CTLCardinality-2024-11 6137 m, 1227 m/sec, 18575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] planning for BART-PT-030-CTLCardinality-2024-07 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL SRCH 6/3575 1/5 BART-PT-030-CTLCardinality-2024-11 33549 m, 5482 m/sec, 113912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 BART-PT-030-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 3/356 2/2000 BART-PT-030-CTLCardinality-2024-15 52778 m, 10555 m/sec, 221442 t fired, .
[[35mlola[0m][.] 50 CTL SRCH 11/3575 1/5 BART-PT-030-CTLCardinality-2024-11 113024 m, 15895 m/sec, 389354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 8/356 4/2000 BART-PT-030-CTLCardinality-2024-15 132573 m, 15959 m/sec, 558613 t fired, .
[[35mlola[0m][.] 50 CTL SRCH 16/3575 2/5 BART-PT-030-CTLCardinality-2024-11 217703 m, 20935 m/sec, 746430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 13/356 5/2000 BART-PT-030-CTLCardinality-2024-15 212016 m, 15888 m/sec, 895066 t fired, .
[[35mlola[0m][.] 50 CTL SRCH 21/3575 3/5 BART-PT-030-CTLCardinality-2024-11 321582 m, 20775 m/sec, 1098863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 18/356 7/2000 BART-PT-030-CTLCardinality-2024-15 290658 m, 15728 m/sec, 1227037 t fired, .
[[35mlola[0m][.] 50 CTL SRCH 26/3575 4/5 BART-PT-030-CTLCardinality-2024-11 425265 m, 20736 m/sec, 1453682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 23/356 8/2000 BART-PT-030-CTLCardinality-2024-15 368549 m, 15578 m/sec, 1557736 t fired, .
[[35mlola[0m][.] 50 CTL SRCH 31/3575 5/5 BART-PT-030-CTLCardinality-2024-11 528721 m, 20691 m/sec, 1800171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type SRCH) for BART-PT-030-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 28/356 10/2000 BART-PT-030-CTLCardinality-2024-15 445555 m, 15401 m/sec, 1888279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 33/356 12/2000 BART-PT-030-CTLCardinality-2024-15 520462 m, 14981 m/sec, 2211066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 38/356 13/2000 BART-PT-030-CTLCardinality-2024-15 595098 m, 14927 m/sec, 2530197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 43/356 14/2000 BART-PT-030-CTLCardinality-2024-15 669471 m, 14874 m/sec, 2851471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 48/356 15/2000 BART-PT-030-CTLCardinality-2024-15 743721 m, 14850 m/sec, 3168747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 53/356 17/2000 BART-PT-030-CTLCardinality-2024-15 817619 m, 14779 m/sec, 3485999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 58/356 18/2000 BART-PT-030-CTLCardinality-2024-15 891216 m, 14719 m/sec, 3804180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 63/356 19/2000 BART-PT-030-CTLCardinality-2024-15 965198 m, 14796 m/sec, 4124503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 68/356 20/2000 BART-PT-030-CTLCardinality-2024-15 1038577 m, 14675 m/sec, 4442255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 73/356 22/2000 BART-PT-030-CTLCardinality-2024-15 1111778 m, 14640 m/sec, 4760308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 78/356 23/2000 BART-PT-030-CTLCardinality-2024-15 1187515 m, 15147 m/sec, 5084167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 83/356 24/2000 BART-PT-030-CTLCardinality-2024-15 1264761 m, 15449 m/sec, 5410426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 88/356 26/2000 BART-PT-030-CTLCardinality-2024-15 1341585 m, 15364 m/sec, 5735183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 93/356 27/2000 BART-PT-030-CTLCardinality-2024-15 1417466 m, 15176 m/sec, 6057415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 98/356 28/2000 BART-PT-030-CTLCardinality-2024-15 1491979 m, 14902 m/sec, 6373668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 103/356 30/2000 BART-PT-030-CTLCardinality-2024-15 1566927 m, 14989 m/sec, 6688757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 108/356 31/2000 BART-PT-030-CTLCardinality-2024-15 1640852 m, 14785 m/sec, 7003061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 113/356 32/2000 BART-PT-030-CTLCardinality-2024-15 1716016 m, 15032 m/sec, 7320604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 118/356 33/2000 BART-PT-030-CTLCardinality-2024-15 1793808 m, 15558 m/sec, 7652516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 123/356 35/2000 BART-PT-030-CTLCardinality-2024-15 1870725 m, 15383 m/sec, 7979750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 128/356 36/2000 BART-PT-030-CTLCardinality-2024-15 1946939 m, 15242 m/sec, 8304802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 133/356 37/2000 BART-PT-030-CTLCardinality-2024-15 2023613 m, 15334 m/sec, 8632144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 138/356 38/2000 BART-PT-030-CTLCardinality-2024-15 2099291 m, 15135 m/sec, 8955168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 143/356 39/2000 BART-PT-030-CTLCardinality-2024-15 2174909 m, 15123 m/sec, 9279948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 148/356 40/2000 BART-PT-030-CTLCardinality-2024-15 2250487 m, 15115 m/sec, 9605008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 153/356 41/2000 BART-PT-030-CTLCardinality-2024-15 2324262 m, 14755 m/sec, 9927180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 158/356 43/2000 BART-PT-030-CTLCardinality-2024-15 2398607 m, 14869 m/sec, 10250021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 163/356 44/2000 BART-PT-030-CTLCardinality-2024-15 2472284 m, 14735 m/sec, 10570002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 168/356 45/2000 BART-PT-030-CTLCardinality-2024-15 2544932 m, 14529 m/sec, 10888017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 173/356 46/2000 BART-PT-030-CTLCardinality-2024-15 2617986 m, 14610 m/sec, 11206772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 178/356 48/2000 BART-PT-030-CTLCardinality-2024-15 2691142 m, 14631 m/sec, 11525673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 183/356 49/2000 BART-PT-030-CTLCardinality-2024-15 2764969 m, 14765 m/sec, 11849127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 188/356 50/2000 BART-PT-030-CTLCardinality-2024-15 2841932 m, 15392 m/sec, 12178551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 193/356 52/2000 BART-PT-030-CTLCardinality-2024-15 2918366 m, 15286 m/sec, 12505331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 198/356 53/2000 BART-PT-030-CTLCardinality-2024-15 2994680 m, 15262 m/sec, 12831430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 203/356 54/2000 BART-PT-030-CTLCardinality-2024-15 3070853 m, 15234 m/sec, 13157868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 208/356 56/2000 BART-PT-030-CTLCardinality-2024-15 3146989 m, 15227 m/sec, 13484954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 213/356 57/2000 BART-PT-030-CTLCardinality-2024-15 3222724 m, 15147 m/sec, 13810267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 218/356 58/2000 BART-PT-030-CTLCardinality-2024-15 3298046 m, 15064 m/sec, 14135047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 223/356 60/2000 BART-PT-030-CTLCardinality-2024-15 3373494 m, 15089 m/sec, 14460552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 228/356 61/2000 BART-PT-030-CTLCardinality-2024-15 3448970 m, 15095 m/sec, 14783505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 233/356 62/2000 BART-PT-030-CTLCardinality-2024-15 3524194 m, 15044 m/sec, 15102682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 238/356 63/2000 BART-PT-030-CTLCardinality-2024-15 3599368 m, 15034 m/sec, 15422786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 243/356 64/2000 BART-PT-030-CTLCardinality-2024-15 3673918 m, 14910 m/sec, 15742598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 248/356 65/2000 BART-PT-030-CTLCardinality-2024-15 3748713 m, 14959 m/sec, 16063933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 253/356 66/2000 BART-PT-030-CTLCardinality-2024-15 3823054 m, 14868 m/sec, 16379926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 258/356 67/2000 BART-PT-030-CTLCardinality-2024-15 3897968 m, 14982 m/sec, 16700113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 263/356 68/2000 BART-PT-030-CTLCardinality-2024-15 3972651 m, 14936 m/sec, 17020587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 268/356 70/2000 BART-PT-030-CTLCardinality-2024-15 4048553 m, 15180 m/sec, 17343893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 273/356 72/2000 BART-PT-030-CTLCardinality-2024-15 4126569 m, 15603 m/sec, 17672679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 278/356 73/2000 BART-PT-030-CTLCardinality-2024-15 4203889 m, 15464 m/sec, 18001360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 283/356 75/2000 BART-PT-030-CTLCardinality-2024-15 4281083 m, 15438 m/sec, 18327898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 288/356 76/2000 BART-PT-030-CTLCardinality-2024-15 4358074 m, 15398 m/sec, 18655786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 293/356 77/2000 BART-PT-030-CTLCardinality-2024-15 4434773 m, 15339 m/sec, 18983080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 298/356 79/2000 BART-PT-030-CTLCardinality-2024-15 4510825 m, 15210 m/sec, 19308841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 303/356 80/2000 BART-PT-030-CTLCardinality-2024-15 4586283 m, 15091 m/sec, 19632446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 308/356 82/2000 BART-PT-030-CTLCardinality-2024-15 4660708 m, 14885 m/sec, 19953852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 313/356 83/2000 BART-PT-030-CTLCardinality-2024-15 4735167 m, 14891 m/sec, 20275120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 318/356 85/2000 BART-PT-030-CTLCardinality-2024-15 4809552 m, 14877 m/sec, 20595772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 323/356 86/2000 BART-PT-030-CTLCardinality-2024-15 4883697 m, 14829 m/sec, 20917246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 328/356 87/2000 BART-PT-030-CTLCardinality-2024-15 4957909 m, 14842 m/sec, 21237685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 333/356 88/2000 BART-PT-030-CTLCardinality-2024-15 5031596 m, 14737 m/sec, 21558016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 338/356 90/2000 BART-PT-030-CTLCardinality-2024-15 5108162 m, 15313 m/sec, 21888494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 343/356 91/2000 BART-PT-030-CTLCardinality-2024-15 5185532 m, 15474 m/sec, 22218823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 348/356 93/2000 BART-PT-030-CTLCardinality-2024-15 5262213 m, 15336 m/sec, 22546967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 353/356 94/2000 BART-PT-030-CTLCardinality-2024-15 5339050 m, 15367 m/sec, 22875179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for BART-PT-030-CTLCardinality-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 BART-PT-030-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 BART-PT-030-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 3209 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/356 5/2000 BART-PT-030-CTLCardinality-2024-14 215264 m, 43052 m/sec, 262830 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/3209 2/5 BART-PT-030-CTLCardinality-2024-15 68201 m, -1054169 m/sec, 286704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/356 9/2000 BART-PT-030-CTLCardinality-2024-14 451755 m, 47298 m/sec, 553800 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 10/320 4/5 BART-PT-030-CTLCardinality-2024-15 145756 m, 15511 m/sec, 614956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for BART-PT-030-CTLCardinality-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/356 12/2000 BART-PT-030-CTLCardinality-2024-14 687234 m, 47095 m/sec, 841810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/356 17/2000 BART-PT-030-CTLCardinality-2024-14 923014 m, 47156 m/sec, 1132085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/356 22/2000 BART-PT-030-CTLCardinality-2024-14 1159124 m, 47222 m/sec, 1422544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/356 27/2000 BART-PT-030-CTLCardinality-2024-14 1395258 m, 47226 m/sec, 1713376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/356 33/2000 BART-PT-030-CTLCardinality-2024-14 1634317 m, 47811 m/sec, 2006204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/356 38/2000 BART-PT-030-CTLCardinality-2024-14 1869940 m, 47124 m/sec, 2296133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/356 43/2000 BART-PT-030-CTLCardinality-2024-14 2105192 m, 47050 m/sec, 2585429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/356 49/2000 BART-PT-030-CTLCardinality-2024-14 2341126 m, 47186 m/sec, 2875600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/356 53/2000 BART-PT-030-CTLCardinality-2024-14 2558669 m, 43508 m/sec, 3146487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/356 57/2000 BART-PT-030-CTLCardinality-2024-14 2778172 m, 43900 m/sec, 3420712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/356 61/2000 BART-PT-030-CTLCardinality-2024-14 3004567 m, 45279 m/sec, 3702280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/356 66/2000 BART-PT-030-CTLCardinality-2024-14 3232964 m, 45679 m/sec, 3981834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/356 71/2000 BART-PT-030-CTLCardinality-2024-14 3459815 m, 45370 m/sec, 4260690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/356 75/2000 BART-PT-030-CTLCardinality-2024-14 3690764 m, 46189 m/sec, 4535099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/356 79/2000 BART-PT-030-CTLCardinality-2024-14 3911381 m, 44123 m/sec, 4805456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/356 82/2000 BART-PT-030-CTLCardinality-2024-14 4130391 m, 43802 m/sec, 5075059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/356 86/2000 BART-PT-030-CTLCardinality-2024-14 4349135 m, 43748 m/sec, 5344452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/356 89/2000 BART-PT-030-CTLCardinality-2024-14 4569993 m, 44171 m/sec, 5614886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/356 93/2000 BART-PT-030-CTLCardinality-2024-14 4787674 m, 43536 m/sec, 5883066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/356 97/2000 BART-PT-030-CTLCardinality-2024-14 5007086 m, 43882 m/sec, 6153111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/356 100/2000 BART-PT-030-CTLCardinality-2024-14 5225982 m, 43779 m/sec, 6421461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/356 104/2000 BART-PT-030-CTLCardinality-2024-14 5443536 m, 43510 m/sec, 6689069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/356 107/2000 BART-PT-030-CTLCardinality-2024-14 5656537 m, 42600 m/sec, 6950527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/356 112/2000 BART-PT-030-CTLCardinality-2024-14 5878080 m, 44308 m/sec, 7222942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/356 117/2000 BART-PT-030-CTLCardinality-2024-14 6111568 m, 46697 m/sec, 7510362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/356 123/2000 BART-PT-030-CTLCardinality-2024-14 6351117 m, 47909 m/sec, 7805407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/356 128/2000 BART-PT-030-CTLCardinality-2024-14 6591974 m, 48171 m/sec, 8100258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/356 134/2000 BART-PT-030-CTLCardinality-2024-14 6830609 m, 47727 m/sec, 8394064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/356 140/2000 BART-PT-030-CTLCardinality-2024-14 7070169 m, 47912 m/sec, 8688698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/356 145/2000 BART-PT-030-CTLCardinality-2024-14 7311368 m, 48239 m/sec, 8985153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/356 151/2000 BART-PT-030-CTLCardinality-2024-14 7553212 m, 48368 m/sec, 9282694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/356 157/2000 BART-PT-030-CTLCardinality-2024-14 7794497 m, 48257 m/sec, 9578193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/356 162/2000 BART-PT-030-CTLCardinality-2024-14 8022297 m, 45560 m/sec, 9858717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/356 164/2000 BART-PT-030-CTLCardinality-2024-14 8223003 m, 40141 m/sec, 10106108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/356 167/2000 BART-PT-030-CTLCardinality-2024-14 8425352 m, 40469 m/sec, 10353606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/356 170/2000 BART-PT-030-CTLCardinality-2024-14 8625566 m, 40042 m/sec, 10600160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/356 172/2000 BART-PT-030-CTLCardinality-2024-14 8826103 m, 40107 m/sec, 10845735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/356 176/2000 BART-PT-030-CTLCardinality-2024-14 9031190 m, 41017 m/sec, 11098332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/356 178/2000 BART-PT-030-CTLCardinality-2024-14 9231843 m, 40130 m/sec, 11343977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/356 183/2000 BART-PT-030-CTLCardinality-2024-14 9456784 m, 44988 m/sec, 11619351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/356 189/2000 BART-PT-030-CTLCardinality-2024-14 9693399 m, 47323 m/sec, 11906916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/356 195/2000 BART-PT-030-CTLCardinality-2024-14 9929383 m, 47196 m/sec, 12194066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 225/356 199/2000 BART-PT-030-CTLCardinality-2024-14 10154236 m, 44970 m/sec, 12469264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 230/356 201/2000 BART-PT-030-CTLCardinality-2024-14 10339784 m, 37109 m/sec, 12697279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 235/356 203/2000 BART-PT-030-CTLCardinality-2024-14 10525123 m, 37067 m/sec, 12924231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 240/356 204/2000 BART-PT-030-CTLCardinality-2024-14 10711430 m, 37261 m/sec, 13154287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 245/356 206/2000 BART-PT-030-CTLCardinality-2024-14 10897615 m, 37237 m/sec, 13382433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 250/356 207/2000 BART-PT-030-CTLCardinality-2024-14 11084063 m, 37289 m/sec, 13610943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 255/356 209/2000 BART-PT-030-CTLCardinality-2024-14 11268321 m, 36851 m/sec, 13838218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 260/356 211/2000 BART-PT-030-CTLCardinality-2024-14 11454009 m, 37137 m/sec, 14065958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 265/356 212/2000 BART-PT-030-CTLCardinality-2024-14 11640414 m, 37281 m/sec, 14294592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 270/356 214/2000 BART-PT-030-CTLCardinality-2024-14 11827386 m, 37394 m/sec, 14523668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 275/356 217/2000 BART-PT-030-CTLCardinality-2024-14 12024828 m, 39488 m/sec, 14767069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 280/356 220/2000 BART-PT-030-CTLCardinality-2024-14 12223615 m, 39757 m/sec, 15010820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 285/356 222/2000 BART-PT-030-CTLCardinality-2024-14 12409827 m, 37242 m/sec, 15239473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 290/356 226/2000 BART-PT-030-CTLCardinality-2024-14 12619597 m, 41954 m/sec, 15497763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 295/356 231/2000 BART-PT-030-CTLCardinality-2024-14 12848576 m, 45795 m/sec, 15778320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 300/356 237/2000 BART-PT-030-CTLCardinality-2024-14 13074431 m, 45171 m/sec, 16056048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 305/356 242/2000 BART-PT-030-CTLCardinality-2024-14 13300641 m, 45242 m/sec, 16334664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 310/356 247/2000 BART-PT-030-CTLCardinality-2024-14 13529408 m, 45753 m/sec, 16615245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 315/356 252/2000 BART-PT-030-CTLCardinality-2024-14 13743422 m, 42802 m/sec, 16881157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 320/356 257/2000 BART-PT-030-CTLCardinality-2024-14 13956882 m, 42692 m/sec, 17143694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 325/356 261/2000 BART-PT-030-CTLCardinality-2024-14 14161831 m, 40989 m/sec, 17393696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 330/356 266/2000 BART-PT-030-CTLCardinality-2024-14 14364407 m, 40515 m/sec, 17642232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 335/356 270/2000 BART-PT-030-CTLCardinality-2024-14 14570616 m, 41241 m/sec, 17895505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 340/356 274/2000 BART-PT-030-CTLCardinality-2024-14 14771510 m, 40178 m/sec, 18141902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 345/356 278/2000 BART-PT-030-CTLCardinality-2024-14 14969959 m, 39689 m/sec, 18386365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 350/356 282/2000 BART-PT-030-CTLCardinality-2024-14 15169799 m, 39968 m/sec, 18631311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 355/356 286/2000 BART-PT-030-CTLCardinality-2024-14 15370569 m, 40154 m/sec, 18878799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for BART-PT-030-CTLCardinality-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 BART-PT-030-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 BART-PT-030-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 2849 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for BART-PT-030-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 403
[[35mlola[0m][I] fired transitions : 403
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for BART-PT-030-CTLCardinality-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BART-PT-030-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 406 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 5/406 1/2000 BART-PT-030-CTLCardinality-2024-11 46174 m, 9234 m/sec, 162806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 10/406 2/2000 BART-PT-030-CTLCardinality-2024-11 100585 m, 10882 m/sec, 383453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 15/406 2/2000 BART-PT-030-CTLCardinality-2024-11 158410 m, 11565 m/sec, 596921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 20/406 3/2000 BART-PT-030-CTLCardinality-2024-11 225326 m, 13383 m/sec, 838716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 25/406 4/2000 BART-PT-030-CTLCardinality-2024-11 290935 m, 13121 m/sec, 1073026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 30/406 5/2000 BART-PT-030-CTLCardinality-2024-11 354692 m, 12751 m/sec, 1327405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 35/406 5/2000 BART-PT-030-CTLCardinality-2024-11 414645 m, 11990 m/sec, 1588974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 40/406 6/2000 BART-PT-030-CTLCardinality-2024-11 477716 m, 12614 m/sec, 1846564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 45/406 7/2000 BART-PT-030-CTLCardinality-2024-11 544980 m, 13452 m/sec, 2092203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 50/406 7/2000 BART-PT-030-CTLCardinality-2024-11 613417 m, 13687 m/sec, 2331872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 55/406 8/2000 BART-PT-030-CTLCardinality-2024-11 683506 m, 14017 m/sec, 2575639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 60/406 9/2000 BART-PT-030-CTLCardinality-2024-11 753320 m, 13962 m/sec, 2828266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 65/406 10/2000 BART-PT-030-CTLCardinality-2024-11 820066 m, 13349 m/sec, 3084239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 70/406 11/2000 BART-PT-030-CTLCardinality-2024-11 890893 m, 14165 m/sec, 3333609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 75/406 12/2000 BART-PT-030-CTLCardinality-2024-11 965020 m, 14825 m/sec, 3582381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 80/406 13/2000 BART-PT-030-CTLCardinality-2024-11 1036637 m, 14323 m/sec, 3832511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 85/406 13/2000 BART-PT-030-CTLCardinality-2024-11 1106983 m, 14069 m/sec, 4082452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 90/406 14/2000 BART-PT-030-CTLCardinality-2024-11 1178490 m, 14301 m/sec, 4329548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 95/406 15/2000 BART-PT-030-CTLCardinality-2024-11 1248799 m, 14061 m/sec, 4577623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 100/406 16/2000 BART-PT-030-CTLCardinality-2024-11 1319003 m, 14040 m/sec, 4826329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 105/406 17/2000 BART-PT-030-CTLCardinality-2024-11 1388034 m, 13806 m/sec, 5073855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 110/406 18/2000 BART-PT-030-CTLCardinality-2024-11 1456113 m, 13615 m/sec, 5322171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 115/406 19/2000 BART-PT-030-CTLCardinality-2024-11 1525154 m, 13808 m/sec, 5567205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 120/406 20/2000 BART-PT-030-CTLCardinality-2024-11 1593766 m, 13722 m/sec, 5810171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 125/406 21/2000 BART-PT-030-CTLCardinality-2024-11 1661924 m, 13631 m/sec, 6054066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 130/406 22/2000 BART-PT-030-CTLCardinality-2024-11 1729852 m, 13585 m/sec, 6298754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 135/406 22/2000 BART-PT-030-CTLCardinality-2024-11 1796769 m, 13383 m/sec, 6544584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 140/406 23/2000 BART-PT-030-CTLCardinality-2024-11 1864683 m, 13582 m/sec, 6789154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 145/406 24/2000 BART-PT-030-CTLCardinality-2024-11 1934004 m, 13864 m/sec, 7030228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 150/406 25/2000 BART-PT-030-CTLCardinality-2024-11 2004231 m, 14045 m/sec, 7269300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 155/406 26/2000 BART-PT-030-CTLCardinality-2024-11 2072512 m, 13656 m/sec, 7510680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 160/406 26/2000 BART-PT-030-CTLCardinality-2024-11 2141203 m, 13738 m/sec, 7752411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 165/406 27/2000 BART-PT-030-CTLCardinality-2024-11 2210579 m, 13875 m/sec, 7992468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 170/406 28/2000 BART-PT-030-CTLCardinality-2024-11 2278559 m, 13596 m/sec, 8234170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 175/406 29/2000 BART-PT-030-CTLCardinality-2024-11 2346993 m, 13686 m/sec, 8478248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 180/406 29/2000 BART-PT-030-CTLCardinality-2024-11 2414552 m, 13511 m/sec, 8720186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 185/406 30/2000 BART-PT-030-CTLCardinality-2024-11 2481605 m, 13410 m/sec, 8963509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 190/406 31/2000 BART-PT-030-CTLCardinality-2024-11 2550024 m, 13683 m/sec, 9203445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 195/406 32/2000 BART-PT-030-CTLCardinality-2024-11 2617627 m, 13520 m/sec, 9444098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 200/406 33/2000 BART-PT-030-CTLCardinality-2024-11 2684361 m, 13346 m/sec, 9686094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 205/406 33/2000 BART-PT-030-CTLCardinality-2024-11 2751737 m, 13475 m/sec, 9928328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 210/406 34/2000 BART-PT-030-CTLCardinality-2024-11 2818506 m, 13353 m/sec, 10171629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 215/406 35/2000 BART-PT-030-CTLCardinality-2024-11 2884997 m, 13298 m/sec, 10415717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 220/406 36/2000 BART-PT-030-CTLCardinality-2024-11 2948618 m, 12724 m/sec, 10639174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 225/406 36/2000 BART-PT-030-CTLCardinality-2024-11 3015921 m, 13460 m/sec, 10884895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 230/406 37/2000 BART-PT-030-CTLCardinality-2024-11 3082456 m, 13307 m/sec, 11128424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 235/406 38/2000 BART-PT-030-CTLCardinality-2024-11 3148511 m, 13211 m/sec, 11371716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 240/406 39/2000 BART-PT-030-CTLCardinality-2024-11 3214826 m, 13263 m/sec, 11614346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 245/406 39/2000 BART-PT-030-CTLCardinality-2024-11 3280495 m, 13133 m/sec, 11857486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 250/406 40/2000 BART-PT-030-CTLCardinality-2024-11 3345361 m, 12973 m/sec, 12101396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 255/406 41/2000 BART-PT-030-CTLCardinality-2024-11 3410884 m, 13104 m/sec, 12344486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 260/406 42/2000 BART-PT-030-CTLCardinality-2024-11 3479943 m, 13811 m/sec, 12584832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 265/406 43/2000 BART-PT-030-CTLCardinality-2024-11 3552808 m, 14573 m/sec, 12825690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 270/406 43/2000 BART-PT-030-CTLCardinality-2024-11 3624597 m, 14357 m/sec, 13066036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 275/406 44/2000 BART-PT-030-CTLCardinality-2024-11 3698204 m, 14721 m/sec, 13300667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 280/406 45/2000 BART-PT-030-CTLCardinality-2024-11 3768742 m, 14107 m/sec, 13540640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 285/406 46/2000 BART-PT-030-CTLCardinality-2024-11 3838491 m, 13949 m/sec, 13780895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 290/406 47/2000 BART-PT-030-CTLCardinality-2024-11 3907098 m, 13721 m/sec, 14021565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 295/406 47/2000 BART-PT-030-CTLCardinality-2024-11 3975585 m, 13697 m/sec, 14262215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 300/406 48/2000 BART-PT-030-CTLCardinality-2024-11 4048223 m, 14527 m/sec, 14503301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 305/406 49/2000 BART-PT-030-CTLCardinality-2024-11 4122809 m, 14917 m/sec, 14747030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 310/406 50/2000 BART-PT-030-CTLCardinality-2024-11 4198105 m, 15059 m/sec, 14987135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 315/406 50/2000 BART-PT-030-CTLCardinality-2024-11 4271984 m, 14775 m/sec, 15228733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 320/406 51/2000 BART-PT-030-CTLCardinality-2024-11 4345187 m, 14640 m/sec, 15470108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 325/406 52/2000 BART-PT-030-CTLCardinality-2024-11 4418516 m, 14665 m/sec, 15712952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 330/406 53/2000 BART-PT-030-CTLCardinality-2024-11 4493375 m, 14971 m/sec, 15955716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 335/406 53/2000 BART-PT-030-CTLCardinality-2024-11 4565109 m, 14346 m/sec, 16199321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 340/406 54/2000 BART-PT-030-CTLCardinality-2024-11 4638098 m, 14597 m/sec, 16441929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 345/406 55/2000 BART-PT-030-CTLCardinality-2024-11 4711277 m, 14635 m/sec, 16685679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 350/406 56/2000 BART-PT-030-CTLCardinality-2024-11 4785447 m, 14834 m/sec, 16916905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 355/406 56/2000 BART-PT-030-CTLCardinality-2024-11 4860149 m, 14940 m/sec, 17149947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 360/406 57/2000 BART-PT-030-CTLCardinality-2024-11 4935310 m, 15032 m/sec, 17381194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 365/406 58/2000 BART-PT-030-CTLCardinality-2024-11 5011823 m, 15302 m/sec, 17619509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 370/406 58/2000 BART-PT-030-CTLCardinality-2024-11 5086539 m, 14943 m/sec, 17859500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 375/406 59/2000 BART-PT-030-CTLCardinality-2024-11 5163808 m, 15453 m/sec, 18094451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 380/406 60/2000 BART-PT-030-CTLCardinality-2024-11 5239708 m, 15180 m/sec, 18328575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 385/406 61/2000 BART-PT-030-CTLCardinality-2024-11 5314948 m, 15048 m/sec, 18558682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 390/406 61/2000 BART-PT-030-CTLCardinality-2024-11 5386582 m, 14326 m/sec, 18782756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 395/406 62/2000 BART-PT-030-CTLCardinality-2024-11 5459641 m, 14611 m/sec, 19020118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 400/406 63/2000 BART-PT-030-CTLCardinality-2024-11 5531611 m, 14394 m/sec, 19256115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 405/406 63/2000 BART-PT-030-CTLCardinality-2024-11 5602265 m, 14130 m/sec, 19489223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for BART-PT-030-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 1 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 BART-PT-030-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 405 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BART-PT-030-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2434 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for BART-PT-030-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 309
[[35mlola[0m][I] fired transitions : 331
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 5/405 1/5 BART-PT-030-CTLCardinality-2024-11 45986 m, -1111255 m/sec, 162133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 10/405 2/5 BART-PT-030-CTLCardinality-2024-11 103600 m, 11522 m/sec, 394796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 15/405 3/5 BART-PT-030-CTLCardinality-2024-11 165191 m, 12318 m/sec, 619314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 20/405 3/5 BART-PT-030-CTLCardinality-2024-11 235745 m, 14110 m/sec, 875531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 25/405 4/5 BART-PT-030-CTLCardinality-2024-11 306789 m, 14208 m/sec, 1133321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 30/405 5/5 BART-PT-030-CTLCardinality-2024-11 371401 m, 12922 m/sec, 1399134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 35/405 5/5 BART-PT-030-CTLCardinality-2024-11 430782 m, 11876 m/sec, 1652522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for BART-PT-030-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BART-PT-030-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 5/478 1/2000 BART-PT-030-CTLCardinality-2024-09 37452 m, 7490 m/sec, 167839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 10/478 2/2000 BART-PT-030-CTLCardinality-2024-09 87106 m, 9930 m/sec, 412887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 15/478 2/2000 BART-PT-030-CTLCardinality-2024-09 136691 m, 9917 m/sec, 655883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 20/478 3/2000 BART-PT-030-CTLCardinality-2024-09 193359 m, 11333 m/sec, 912750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 25/478 4/2000 BART-PT-030-CTLCardinality-2024-09 252089 m, 11746 m/sec, 1185716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 30/478 4/2000 BART-PT-030-CTLCardinality-2024-09 311147 m, 11811 m/sec, 1461251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 35/478 5/2000 BART-PT-030-CTLCardinality-2024-09 365964 m, 10963 m/sec, 1740754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 40/478 5/2000 BART-PT-030-CTLCardinality-2024-09 418724 m, 10552 m/sec, 2024208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 45/478 6/2000 BART-PT-030-CTLCardinality-2024-09 474060 m, 11067 m/sec, 2304617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 50/478 6/2000 BART-PT-030-CTLCardinality-2024-09 532717 m, 11731 m/sec, 2576293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 55/478 7/2000 BART-PT-030-CTLCardinality-2024-09 591777 m, 11812 m/sec, 2847436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 60/478 8/2000 BART-PT-030-CTLCardinality-2024-09 652770 m, 12198 m/sec, 3118252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 65/478 9/2000 BART-PT-030-CTLCardinality-2024-09 711742 m, 11794 m/sec, 3394982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 70/478 10/2000 BART-PT-030-CTLCardinality-2024-09 772038 m, 12059 m/sec, 3670736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 75/478 10/2000 BART-PT-030-CTLCardinality-2024-09 830251 m, 11642 m/sec, 3948291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 80/478 11/2000 BART-PT-030-CTLCardinality-2024-09 890326 m, 12015 m/sec, 4221805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 85/478 12/2000 BART-PT-030-CTLCardinality-2024-09 952287 m, 12392 m/sec, 4493170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 90/478 12/2000 BART-PT-030-CTLCardinality-2024-09 1013606 m, 12263 m/sec, 4764221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 95/478 13/2000 BART-PT-030-CTLCardinality-2024-09 1073050 m, 11888 m/sec, 5036059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 100/478 14/2000 BART-PT-030-CTLCardinality-2024-09 1133064 m, 12002 m/sec, 5305668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 105/478 15/2000 BART-PT-030-CTLCardinality-2024-09 1193262 m, 12039 m/sec, 5574360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 110/478 15/2000 BART-PT-030-CTLCardinality-2024-09 1252604 m, 11868 m/sec, 5843305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 115/478 16/2000 BART-PT-030-CTLCardinality-2024-09 1312022 m, 11883 m/sec, 6112491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 120/478 17/2000 BART-PT-030-CTLCardinality-2024-09 1370197 m, 11635 m/sec, 6380090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 125/478 18/2000 BART-PT-030-CTLCardinality-2024-09 1428117 m, 11584 m/sec, 6648344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 130/478 18/2000 BART-PT-030-CTLCardinality-2024-09 1486161 m, 11608 m/sec, 6915332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 135/478 19/2000 BART-PT-030-CTLCardinality-2024-09 1544641 m, 11696 m/sec, 7178391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 140/478 20/2000 BART-PT-030-CTLCardinality-2024-09 1602355 m, 11542 m/sec, 7442694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 145/478 21/2000 BART-PT-030-CTLCardinality-2024-09 1659976 m, 11524 m/sec, 7706704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 150/478 21/2000 BART-PT-030-CTLCardinality-2024-09 1717487 m, 11502 m/sec, 7971894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 155/478 22/2000 BART-PT-030-CTLCardinality-2024-09 1774748 m, 11452 m/sec, 8237516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 160/478 23/2000 BART-PT-030-CTLCardinality-2024-09 1832111 m, 11472 m/sec, 8502954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 165/478 24/2000 BART-PT-030-CTLCardinality-2024-09 1888781 m, 11334 m/sec, 8766987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 170/478 24/2000 BART-PT-030-CTLCardinality-2024-09 1948488 m, 11941 m/sec, 9027987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 175/478 25/2000 BART-PT-030-CTLCardinality-2024-09 2007539 m, 11810 m/sec, 9288133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 180/478 25/2000 BART-PT-030-CTLCardinality-2024-09 2065256 m, 11543 m/sec, 9550088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 185/478 26/2000 BART-PT-030-CTLCardinality-2024-09 2122806 m, 11510 m/sec, 9811144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 190/478 27/2000 BART-PT-030-CTLCardinality-2024-09 2181256 m, 11690 m/sec, 10071084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 195/478 27/2000 BART-PT-030-CTLCardinality-2024-09 2239216 m, 11592 m/sec, 10331511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 200/478 28/2000 BART-PT-030-CTLCardinality-2024-09 2295865 m, 11329 m/sec, 10593446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 205/478 29/2000 BART-PT-030-CTLCardinality-2024-09 2353926 m, 11612 m/sec, 10856289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 210/478 29/2000 BART-PT-030-CTLCardinality-2024-09 2411020 m, 11418 m/sec, 11118145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 215/478 30/2000 BART-PT-030-CTLCardinality-2024-09 2467293 m, 11254 m/sec, 11381284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 220/478 31/2000 BART-PT-030-CTLCardinality-2024-09 2524669 m, 11475 m/sec, 11640923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 225/478 31/2000 BART-PT-030-CTLCardinality-2024-09 2582004 m, 11467 m/sec, 11900486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 230/478 32/2000 BART-PT-030-CTLCardinality-2024-09 2639482 m, 11495 m/sec, 12160674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 235/478 33/2000 BART-PT-030-CTLCardinality-2024-09 2695878 m, 11279 m/sec, 12421954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 240/478 33/2000 BART-PT-030-CTLCardinality-2024-09 2752615 m, 11347 m/sec, 12683776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 245/478 34/2000 BART-PT-030-CTLCardinality-2024-09 2808554 m, 11187 m/sec, 12946438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 250/478 35/2000 BART-PT-030-CTLCardinality-2024-09 2865434 m, 11376 m/sec, 13207972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 255/478 35/2000 BART-PT-030-CTLCardinality-2024-09 2919981 m, 10909 m/sec, 13456316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 260/478 36/2000 BART-PT-030-CTLCardinality-2024-09 2974387 m, 10881 m/sec, 13711174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 265/478 37/2000 BART-PT-030-CTLCardinality-2024-09 3031770 m, 11476 m/sec, 13976502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 270/478 37/2000 BART-PT-030-CTLCardinality-2024-09 3088497 m, 11345 m/sec, 14238424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 275/478 38/2000 BART-PT-030-CTLCardinality-2024-09 3144348 m, 11170 m/sec, 14501002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 280/478 38/2000 BART-PT-030-CTLCardinality-2024-09 3200581 m, 11246 m/sec, 14762569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 285/478 39/2000 BART-PT-030-CTLCardinality-2024-09 3255950 m, 11073 m/sec, 15023713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 290/478 40/2000 BART-PT-030-CTLCardinality-2024-09 3311479 m, 11105 m/sec, 15285005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 295/478 40/2000 BART-PT-030-CTLCardinality-2024-09 3366889 m, 11082 m/sec, 15546632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 300/478 41/2000 BART-PT-030-CTLCardinality-2024-09 3422146 m, 11051 m/sec, 15807497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 305/478 42/2000 BART-PT-030-CTLCardinality-2024-09 3480731 m, 11717 m/sec, 16068000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 310/478 42/2000 BART-PT-030-CTLCardinality-2024-09 3541642 m, 12182 m/sec, 16329495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 315/478 43/2000 BART-PT-030-CTLCardinality-2024-09 3602131 m, 12097 m/sec, 16590829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 320/478 44/2000 BART-PT-030-CTLCardinality-2024-09 3662937 m, 12161 m/sec, 16850724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 325/478 45/2000 BART-PT-030-CTLCardinality-2024-09 3723753 m, 12163 m/sec, 17108944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 330/478 45/2000 BART-PT-030-CTLCardinality-2024-09 3782371 m, 11723 m/sec, 17370063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 335/478 46/2000 BART-PT-030-CTLCardinality-2024-09 3840960 m, 11717 m/sec, 17630386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 340/478 47/2000 BART-PT-030-CTLCardinality-2024-09 3898510 m, 11510 m/sec, 17890235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 345/478 47/2000 BART-PT-030-CTLCardinality-2024-09 3956003 m, 11498 m/sec, 18148991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 350/478 48/2000 BART-PT-030-CTLCardinality-2024-09 4013317 m, 11462 m/sec, 18408559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 355/478 48/2000 BART-PT-030-CTLCardinality-2024-09 4077297 m, 12796 m/sec, 18673789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 360/478 49/2000 BART-PT-030-CTLCardinality-2024-09 4139337 m, 12408 m/sec, 18940786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 365/478 50/2000 BART-PT-030-CTLCardinality-2024-09 4202578 m, 12648 m/sec, 19203958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 370/478 50/2000 BART-PT-030-CTLCardinality-2024-09 4264381 m, 12360 m/sec, 19467226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 375/478 51/2000 BART-PT-030-CTLCardinality-2024-09 4325168 m, 12157 m/sec, 19729282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 380/478 52/2000 BART-PT-030-CTLCardinality-2024-09 4386121 m, 12190 m/sec, 19993754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 385/478 52/2000 BART-PT-030-CTLCardinality-2024-09 4448696 m, 12515 m/sec, 20258537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 390/478 53/2000 BART-PT-030-CTLCardinality-2024-09 4509415 m, 12143 m/sec, 20521012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 395/478 53/2000 BART-PT-030-CTLCardinality-2024-09 4569556 m, 12028 m/sec, 20783767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 400/478 54/2000 BART-PT-030-CTLCardinality-2024-09 4630166 m, 12122 m/sec, 21046723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 405/478 55/2000 BART-PT-030-CTLCardinality-2024-09 4691743 m, 12315 m/sec, 21311015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 410/478 55/2000 BART-PT-030-CTLCardinality-2024-09 4751502 m, 11951 m/sec, 21568050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 415/478 56/2000 BART-PT-030-CTLCardinality-2024-09 4814716 m, 12642 m/sec, 21821153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 420/478 56/2000 BART-PT-030-CTLCardinality-2024-09 4875296 m, 12116 m/sec, 22072885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 425/478 57/2000 BART-PT-030-CTLCardinality-2024-09 4938396 m, 12620 m/sec, 22328910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 430/478 58/2000 BART-PT-030-CTLCardinality-2024-09 5001545 m, 12629 m/sec, 22588785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 435/478 58/2000 BART-PT-030-CTLCardinality-2024-09 5063872 m, 12465 m/sec, 22849148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 440/478 59/2000 BART-PT-030-CTLCardinality-2024-09 5126866 m, 12598 m/sec, 23107152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 445/478 60/2000 BART-PT-030-CTLCardinality-2024-09 5190105 m, 12647 m/sec, 23366538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 450/478 60/2000 BART-PT-030-CTLCardinality-2024-09 5252268 m, 12432 m/sec, 23618730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 455/478 61/2000 BART-PT-030-CTLCardinality-2024-09 5314861 m, 12518 m/sec, 23873272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 460/478 61/2000 BART-PT-030-CTLCardinality-2024-09 5374952 m, 12018 m/sec, 24119431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 465/478 62/2000 BART-PT-030-CTLCardinality-2024-09 5434810 m, 11971 m/sec, 24374229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 470/478 62/2000 BART-PT-030-CTLCardinality-2024-09 5494991 m, 12036 m/sec, 24629172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 475/478 63/2000 BART-PT-030-CTLCardinality-2024-09 5554033 m, 11808 m/sec, 24885192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for BART-PT-030-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 BART-PT-030-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BART-PT-030-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 1914 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for BART-PT-030-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9559
[[35mlola[0m][I] fired transitions : 9974
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 5/478 1/5 BART-PT-030-CTLCardinality-2024-09 36226 m, -1103561 m/sec, 161909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 10/478 2/5 BART-PT-030-CTLCardinality-2024-09 86111 m, 9977 m/sec, 407913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 15/478 2/5 BART-PT-030-CTLCardinality-2024-09 135835 m, 9944 m/sec, 651879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 20/478 3/5 BART-PT-030-CTLCardinality-2024-09 192224 m, 11277 m/sec, 907549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 25/478 4/5 BART-PT-030-CTLCardinality-2024-09 250774 m, 11710 m/sec, 1179977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 30/478 4/5 BART-PT-030-CTLCardinality-2024-09 309916 m, 11828 m/sec, 1454730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 35/478 5/5 BART-PT-030-CTLCardinality-2024-09 364523 m, 10921 m/sec, 1733728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 40/478 5/5 BART-PT-030-CTLCardinality-2024-09 417031 m, 10501 m/sec, 2015034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for BART-PT-030-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 BART-PT-030-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 623 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for BART-PT-030-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BART-PT-030-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 934 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BART-PT-030-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 BART-PT-030-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 1869 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for BART-PT-030-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 82619
[[35mlola[0m][I] fired transitions : 83664
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-01: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-07: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-030-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-030-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-PT-030-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-030"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-030, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168800473"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-030.tgz
mv BART-PT-030 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;