About the Execution of LoLA for BART-PT-020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16204.844 | 1825889.00 | 1860022.00 | 5051.10 | FF?FTFF??T?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168800465.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-PT-020, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168800465
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 54M
-rw-r--r-- 1 mcc users 1.2M Apr 12 23:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 4.1M Apr 12 23:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0M Apr 12 23:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 6.4M Apr 12 23:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 604K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.5M Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 685K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.7M Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 2.6M Apr 13 02:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 9.2M Apr 13 02:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.4M Apr 13 00:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15M Apr 13 00:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 68K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 136K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.8M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-020-CTLCardinality-2024-00
FORMULA_NAME BART-PT-020-CTLCardinality-2024-01
FORMULA_NAME BART-PT-020-CTLCardinality-2024-02
FORMULA_NAME BART-PT-020-CTLCardinality-2024-03
FORMULA_NAME BART-PT-020-CTLCardinality-2024-04
FORMULA_NAME BART-PT-020-CTLCardinality-2024-05
FORMULA_NAME BART-PT-020-CTLCardinality-2024-06
FORMULA_NAME BART-PT-020-CTLCardinality-2024-07
FORMULA_NAME BART-PT-020-CTLCardinality-2024-08
FORMULA_NAME BART-PT-020-CTLCardinality-2024-09
FORMULA_NAME BART-PT-020-CTLCardinality-2024-10
FORMULA_NAME BART-PT-020-CTLCardinality-2024-11
FORMULA_NAME BART-PT-020-CTLCardinality-2024-12
FORMULA_NAME BART-PT-020-CTLCardinality-2024-13
FORMULA_NAME BART-PT-020-CTLCardinality-2024-14
FORMULA_NAME BART-PT-020-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717167520237
FORMULA BART-PT-020-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-020-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717169346126
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 BART-PT-020-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for BART-PT-020-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 BART-PT-020-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for BART-PT-020-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BART-PT-020-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 BART-PT-020-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BART-PT-020-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BART-PT-020-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BART-PT-020-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BART-PT-020-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BART-PT-020-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BART-PT-020-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 BART-PT-020-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 39 BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 39 BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 39 BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for BART-PT-020-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for BART-PT-020-CTLCardinality-2024-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for BART-PT-020-CTLCardinality-2024-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/FNDP) for BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 39 BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for BART-PT-020-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 BART-PT-020-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for BART-PT-020-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 BART-PT-020-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for BART-PT-020-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 BART-PT-020-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for BART-PT-020-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 115
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 BART-PT-020-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 714 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for BART-PT-020-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 97
[[35mlola[0m][I] fired transitions : 286
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 BART-PT-020-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 893 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for BART-PT-020-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3873
[[35mlola[0m][I] fired transitions : 12141
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BART-PT-020-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 1190 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for BART-PT-020-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 87
[[35mlola[0m][I] fired transitions : 87
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BART-PT-020-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1786 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 2/1786 1/2000 BART-PT-020-CTLCardinality-2024-02 22531 m, 4506 m/sec, 66723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 7/1786 2/2000 BART-PT-020-CTLCardinality-2024-02 135075 m, 22508 m/sec, 404727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 12/1786 3/2000 BART-PT-020-CTLCardinality-2024-02 247158 m, 22416 m/sec, 741129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 17/1786 5/2000 BART-PT-020-CTLCardinality-2024-02 359908 m, 22550 m/sec, 1076798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 22/1786 6/2000 BART-PT-020-CTLCardinality-2024-02 470127 m, 22043 m/sec, 1410119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 27/1786 7/2000 BART-PT-020-CTLCardinality-2024-02 571210 m, 20216 m/sec, 1710978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 32/1786 8/2000 BART-PT-020-CTLCardinality-2024-02 671991 m, 20156 m/sec, 1997249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 37/1786 9/2000 BART-PT-020-CTLCardinality-2024-02 772380 m, 20077 m/sec, 2289177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 42/1786 10/2000 BART-PT-020-CTLCardinality-2024-02 869119 m, 19347 m/sec, 2578898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 47/1786 11/2000 BART-PT-020-CTLCardinality-2024-02 968573 m, 19890 m/sec, 2861643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 52/1786 12/2000 BART-PT-020-CTLCardinality-2024-02 1065724 m, 19430 m/sec, 3142824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 57/1786 12/2000 BART-PT-020-CTLCardinality-2024-02 1161056 m, 19066 m/sec, 3433921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 62/1786 13/2000 BART-PT-020-CTLCardinality-2024-02 1255599 m, 18908 m/sec, 3713285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 67/1786 14/2000 BART-PT-020-CTLCardinality-2024-02 1352713 m, 19422 m/sec, 3999099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 72/1786 15/2000 BART-PT-020-CTLCardinality-2024-02 1444977 m, 18452 m/sec, 4293314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 77/1786 16/2000 BART-PT-020-CTLCardinality-2024-02 1537205 m, 18445 m/sec, 4577828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 82/1786 17/2000 BART-PT-020-CTLCardinality-2024-02 1631475 m, 18854 m/sec, 4863300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 87/1786 17/2000 BART-PT-020-CTLCardinality-2024-02 1720459 m, 17796 m/sec, 5137835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 92/1786 18/2000 BART-PT-020-CTLCardinality-2024-02 1813032 m, 18514 m/sec, 5415787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 97/1786 19/2000 BART-PT-020-CTLCardinality-2024-02 1902796 m, 17952 m/sec, 5696514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 102/1786 20/2000 BART-PT-020-CTLCardinality-2024-02 1999176 m, 19276 m/sec, 5979059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 107/1786 21/2000 BART-PT-020-CTLCardinality-2024-02 2092666 m, 18698 m/sec, 6263027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 112/1786 22/2000 BART-PT-020-CTLCardinality-2024-02 2184757 m, 18418 m/sec, 6551275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 117/1786 23/2000 BART-PT-020-CTLCardinality-2024-02 2274193 m, 17887 m/sec, 6832108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 122/1786 23/2000 BART-PT-020-CTLCardinality-2024-02 2364305 m, 18022 m/sec, 7121430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 127/1786 25/2000 BART-PT-020-CTLCardinality-2024-02 2463103 m, 19759 m/sec, 7415652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 132/1786 26/2000 BART-PT-020-CTLCardinality-2024-02 2559620 m, 19303 m/sec, 7709891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 137/1786 26/2000 BART-PT-020-CTLCardinality-2024-02 2648754 m, 17826 m/sec, 7996496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 142/1786 27/2000 BART-PT-020-CTLCardinality-2024-02 2748858 m, 20020 m/sec, 8300561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 147/1786 28/2000 BART-PT-020-CTLCardinality-2024-02 2847121 m, 19652 m/sec, 8595989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 152/1786 29/2000 BART-PT-020-CTLCardinality-2024-02 2942561 m, 19088 m/sec, 8891855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 157/1786 30/2000 BART-PT-020-CTLCardinality-2024-02 3041244 m, 19736 m/sec, 9193332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 162/1786 31/2000 BART-PT-020-CTLCardinality-2024-02 3131589 m, 18069 m/sec, 9483080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 167/1786 32/2000 BART-PT-020-CTLCardinality-2024-02 3228145 m, 19311 m/sec, 9790808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 172/1786 33/2000 BART-PT-020-CTLCardinality-2024-02 3320256 m, 18422 m/sec, 10086061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 177/1786 34/2000 BART-PT-020-CTLCardinality-2024-02 3409384 m, 17825 m/sec, 10374345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 182/1786 35/2000 BART-PT-020-CTLCardinality-2024-02 3499155 m, 17954 m/sec, 10663760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 187/1786 35/2000 BART-PT-020-CTLCardinality-2024-02 3588100 m, 17789 m/sec, 10947339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 192/1786 36/2000 BART-PT-020-CTLCardinality-2024-02 3679650 m, 18310 m/sec, 11243765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 197/1786 37/2000 BART-PT-020-CTLCardinality-2024-02 3770676 m, 18205 m/sec, 11536905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 202/1786 38/2000 BART-PT-020-CTLCardinality-2024-02 3860110 m, 17886 m/sec, 11828231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 207/1786 39/2000 BART-PT-020-CTLCardinality-2024-02 3948241 m, 17626 m/sec, 12116593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 212/1786 39/2000 BART-PT-020-CTLCardinality-2024-02 4037260 m, 17803 m/sec, 12408198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 217/1786 40/2000 BART-PT-020-CTLCardinality-2024-02 4127204 m, 17988 m/sec, 12699373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 222/1786 41/2000 BART-PT-020-CTLCardinality-2024-02 4216438 m, 17846 m/sec, 12990907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 227/1786 42/2000 BART-PT-020-CTLCardinality-2024-02 4308564 m, 18425 m/sec, 13291180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 232/1786 43/2000 BART-PT-020-CTLCardinality-2024-02 4397230 m, 17733 m/sec, 13577981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 237/1786 43/2000 BART-PT-020-CTLCardinality-2024-02 4484048 m, 17363 m/sec, 13868255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 242/1786 44/2000 BART-PT-020-CTLCardinality-2024-02 4573205 m, 17831 m/sec, 14160969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 247/1786 45/2000 BART-PT-020-CTLCardinality-2024-02 4668963 m, 19151 m/sec, 14462519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 252/1786 46/2000 BART-PT-020-CTLCardinality-2024-02 4756335 m, 17474 m/sec, 14745845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 257/1786 47/2000 BART-PT-020-CTLCardinality-2024-02 4847392 m, 18211 m/sec, 15044807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 262/1786 48/2000 BART-PT-020-CTLCardinality-2024-02 4934794 m, 17480 m/sec, 15335025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 267/1786 49/2000 BART-PT-020-CTLCardinality-2024-02 5026935 m, 18428 m/sec, 15628431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 272/1786 50/2000 BART-PT-020-CTLCardinality-2024-02 5115165 m, 17646 m/sec, 15919707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 277/1786 50/2000 BART-PT-020-CTLCardinality-2024-02 5202458 m, 17458 m/sec, 16208147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 282/1786 51/2000 BART-PT-020-CTLCardinality-2024-02 5289459 m, 17400 m/sec, 16494378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 287/1786 52/2000 BART-PT-020-CTLCardinality-2024-02 5386995 m, 19507 m/sec, 16774399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 292/1786 53/2000 BART-PT-020-CTLCardinality-2024-02 5481722 m, 18945 m/sec, 17059086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 297/1786 54/2000 BART-PT-020-CTLCardinality-2024-02 5577142 m, 19084 m/sec, 17346773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 302/1786 55/2000 BART-PT-020-CTLCardinality-2024-02 5668414 m, 18254 m/sec, 17628895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 307/1786 55/2000 BART-PT-020-CTLCardinality-2024-02 5761672 m, 18651 m/sec, 17916012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 312/1786 56/2000 BART-PT-020-CTLCardinality-2024-02 5851566 m, 17978 m/sec, 18203026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 317/1786 57/2000 BART-PT-020-CTLCardinality-2024-02 5945728 m, 18832 m/sec, 18495078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 322/1786 58/2000 BART-PT-020-CTLCardinality-2024-02 6039106 m, 18675 m/sec, 18788943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 327/1786 59/2000 BART-PT-020-CTLCardinality-2024-02 6128420 m, 17862 m/sec, 19071521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 332/1786 59/2000 BART-PT-020-CTLCardinality-2024-02 6221605 m, 18637 m/sec, 19361177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 337/1786 60/2000 BART-PT-020-CTLCardinality-2024-02 6310475 m, 17774 m/sec, 19650606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 342/1786 61/2000 BART-PT-020-CTLCardinality-2024-02 6400989 m, 18102 m/sec, 19942624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 347/1786 62/2000 BART-PT-020-CTLCardinality-2024-02 6491490 m, 18100 m/sec, 20237947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 352/1786 63/2000 BART-PT-020-CTLCardinality-2024-02 6584087 m, 18519 m/sec, 20516022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 357/1786 63/2000 BART-PT-020-CTLCardinality-2024-02 6681153 m, 19413 m/sec, 20801627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 362/1786 64/2000 BART-PT-020-CTLCardinality-2024-02 6775318 m, 18833 m/sec, 21090783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 367/1786 65/2000 BART-PT-020-CTLCardinality-2024-02 6868367 m, 18609 m/sec, 21383156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 372/1786 66/2000 BART-PT-020-CTLCardinality-2024-02 6961419 m, 18610 m/sec, 21672839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 377/1786 67/2000 BART-PT-020-CTLCardinality-2024-02 7054923 m, 18700 m/sec, 21962229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 382/1786 68/2000 BART-PT-020-CTLCardinality-2024-02 7148518 m, 18719 m/sec, 22256486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 387/1786 68/2000 BART-PT-020-CTLCardinality-2024-02 7240379 m, 18372 m/sec, 22546177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 392/1786 69/2000 BART-PT-020-CTLCardinality-2024-02 7331419 m, 18208 m/sec, 22838858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 397/1786 70/2000 BART-PT-020-CTLCardinality-2024-02 7421561 m, 18028 m/sec, 23129455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 402/1786 71/2000 BART-PT-020-CTLCardinality-2024-02 7515778 m, 18843 m/sec, 23419962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 407/1786 72/2000 BART-PT-020-CTLCardinality-2024-02 7611182 m, 19080 m/sec, 23708254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 412/1786 72/2000 BART-PT-020-CTLCardinality-2024-02 7705744 m, 18912 m/sec, 24001795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 417/1786 73/2000 BART-PT-020-CTLCardinality-2024-02 7800178 m, 18886 m/sec, 24297453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 422/1786 74/2000 BART-PT-020-CTLCardinality-2024-02 7893932 m, 18750 m/sec, 24596396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 427/1786 75/2000 BART-PT-020-CTLCardinality-2024-02 7990152 m, 19244 m/sec, 24890901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 432/1786 76/2000 BART-PT-020-CTLCardinality-2024-02 8083389 m, 18647 m/sec, 25178584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 437/1786 76/2000 BART-PT-020-CTLCardinality-2024-02 8176669 m, 18656 m/sec, 25465031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 442/1786 77/2000 BART-PT-020-CTLCardinality-2024-02 8268138 m, 18293 m/sec, 25758859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 447/1786 78/2000 BART-PT-020-CTLCardinality-2024-02 8360158 m, 18404 m/sec, 26055306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 452/1786 79/2000 BART-PT-020-CTLCardinality-2024-02 8449975 m, 17963 m/sec, 26350361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 457/1786 80/2000 BART-PT-020-CTLCardinality-2024-02 8541487 m, 18302 m/sec, 26651711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 462/1786 80/2000 BART-PT-020-CTLCardinality-2024-02 8633473 m, 18397 m/sec, 26955593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 467/1786 81/2000 BART-PT-020-CTLCardinality-2024-02 8724234 m, 18152 m/sec, 27245298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 472/1786 82/2000 BART-PT-020-CTLCardinality-2024-02 8816913 m, 18535 m/sec, 27533422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 477/1786 83/2000 BART-PT-020-CTLCardinality-2024-02 8906725 m, 17962 m/sec, 27833767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 482/1786 83/2000 BART-PT-020-CTLCardinality-2024-02 8996831 m, 18021 m/sec, 28130074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 487/1786 84/2000 BART-PT-020-CTLCardinality-2024-02 9087658 m, 18165 m/sec, 28426078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 492/1786 85/2000 BART-PT-020-CTLCardinality-2024-02 9178738 m, 18216 m/sec, 28719189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 497/1786 86/2000 BART-PT-020-CTLCardinality-2024-02 9269787 m, 18209 m/sec, 29023989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 502/1786 86/2000 BART-PT-020-CTLCardinality-2024-02 9362863 m, 18615 m/sec, 29324799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 507/1786 87/2000 BART-PT-020-CTLCardinality-2024-02 9454008 m, 18229 m/sec, 29624408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 512/1786 88/2000 BART-PT-020-CTLCardinality-2024-02 9545247 m, 18247 m/sec, 29930182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 517/1786 89/2000 BART-PT-020-CTLCardinality-2024-02 9637379 m, 18426 m/sec, 30229684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 522/1786 89/2000 BART-PT-020-CTLCardinality-2024-02 9728315 m, 18187 m/sec, 30530283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 527/1786 90/2000 BART-PT-020-CTLCardinality-2024-02 9822039 m, 18744 m/sec, 30828095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 532/1786 91/2000 BART-PT-020-CTLCardinality-2024-02 9916179 m, 18828 m/sec, 31111996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 537/1786 92/2000 BART-PT-020-CTLCardinality-2024-02 10009682 m, 18700 m/sec, 31395809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 542/1786 93/2000 BART-PT-020-CTLCardinality-2024-02 10102953 m, 18654 m/sec, 31680714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 547/1786 93/2000 BART-PT-020-CTLCardinality-2024-02 10195132 m, 18435 m/sec, 31968343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 552/1786 94/2000 BART-PT-020-CTLCardinality-2024-02 10285634 m, 18100 m/sec, 32264116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 557/1786 95/2000 BART-PT-020-CTLCardinality-2024-02 10376715 m, 18216 m/sec, 32568455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 562/1786 96/2000 BART-PT-020-CTLCardinality-2024-02 10465722 m, 17801 m/sec, 32868370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 567/1786 96/2000 BART-PT-020-CTLCardinality-2024-02 10556523 m, 18160 m/sec, 33167963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 572/1786 97/2000 BART-PT-020-CTLCardinality-2024-02 10647606 m, 18216 m/sec, 33469073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 577/1786 98/2000 BART-PT-020-CTLCardinality-2024-02 10737639 m, 18006 m/sec, 33770653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 582/1786 98/2000 BART-PT-020-CTLCardinality-2024-02 10827132 m, 17898 m/sec, 34070565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 587/1786 99/2000 BART-PT-020-CTLCardinality-2024-02 10918525 m, 18278 m/sec, 34370332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 592/1786 100/2000 BART-PT-020-CTLCardinality-2024-02 11008507 m, 17996 m/sec, 34668227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 597/1786 101/2000 BART-PT-020-CTLCardinality-2024-02 11099212 m, 18141 m/sec, 34973531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 602/1786 101/2000 BART-PT-020-CTLCardinality-2024-02 11185240 m, 17205 m/sec, 35263734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 607/1786 102/2000 BART-PT-020-CTLCardinality-2024-02 11277457 m, 18443 m/sec, 35564534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 612/1786 103/2000 BART-PT-020-CTLCardinality-2024-02 11366317 m, 17772 m/sec, 35865485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 617/1786 104/2000 BART-PT-020-CTLCardinality-2024-02 11454894 m, 17715 m/sec, 36164665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 622/1786 104/2000 BART-PT-020-CTLCardinality-2024-02 11545026 m, 18026 m/sec, 36461896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 627/1786 105/2000 BART-PT-020-CTLCardinality-2024-02 11638265 m, 18647 m/sec, 36744252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 632/1786 106/2000 BART-PT-020-CTLCardinality-2024-02 11727585 m, 17864 m/sec, 37048456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 637/1786 106/2000 BART-PT-020-CTLCardinality-2024-02 11816988 m, 17880 m/sec, 37345428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 642/1786 107/2000 BART-PT-020-CTLCardinality-2024-02 11912472 m, 19096 m/sec, 37637160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 647/1786 108/2000 BART-PT-020-CTLCardinality-2024-02 12011058 m, 19717 m/sec, 37940358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 652/1786 109/2000 BART-PT-020-CTLCardinality-2024-02 12110180 m, 19824 m/sec, 38234290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 657/1786 110/2000 BART-PT-020-CTLCardinality-2024-02 12207386 m, 19441 m/sec, 38532334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 662/1786 111/2000 BART-PT-020-CTLCardinality-2024-02 12305770 m, 19676 m/sec, 38829493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 667/1786 112/2000 BART-PT-020-CTLCardinality-2024-02 12402073 m, 19260 m/sec, 39133906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 672/1786 113/2000 BART-PT-020-CTLCardinality-2024-02 12498256 m, 19236 m/sec, 39439948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 677/1786 113/2000 BART-PT-020-CTLCardinality-2024-02 12594728 m, 19294 m/sec, 39744251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 682/1786 114/2000 BART-PT-020-CTLCardinality-2024-02 12690987 m, 19251 m/sec, 40046637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 687/1786 115/2000 BART-PT-020-CTLCardinality-2024-02 12786697 m, 19142 m/sec, 40346396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 692/1786 116/2000 BART-PT-020-CTLCardinality-2024-02 12882403 m, 19141 m/sec, 40634843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 697/1786 117/2000 BART-PT-020-CTLCardinality-2024-02 12978497 m, 19218 m/sec, 40931591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 702/1786 118/2000 BART-PT-020-CTLCardinality-2024-02 13072368 m, 18774 m/sec, 41232992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 707/1786 118/2000 BART-PT-020-CTLCardinality-2024-02 13167362 m, 18998 m/sec, 41538410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 712/1786 119/2000 BART-PT-020-CTLCardinality-2024-02 13261568 m, 18841 m/sec, 41833531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 717/1786 120/2000 BART-PT-020-CTLCardinality-2024-02 13354856 m, 18657 m/sec, 42129580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 722/1786 121/2000 BART-PT-020-CTLCardinality-2024-02 13449170 m, 18862 m/sec, 42426872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 727/1786 122/2000 BART-PT-020-CTLCardinality-2024-02 13544699 m, 19105 m/sec, 42732525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 732/1786 122/2000 BART-PT-020-CTLCardinality-2024-02 13637381 m, 18536 m/sec, 43036420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 737/1786 123/2000 BART-PT-020-CTLCardinality-2024-02 13731537 m, 18831 m/sec, 43342765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 742/1786 124/2000 BART-PT-020-CTLCardinality-2024-02 13822422 m, 18177 m/sec, 43641133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 747/1786 125/2000 BART-PT-020-CTLCardinality-2024-02 13915839 m, 18683 m/sec, 43944150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 752/1786 126/2000 BART-PT-020-CTLCardinality-2024-02 14007763 m, 18384 m/sec, 44246415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 757/1786 126/2000 BART-PT-020-CTLCardinality-2024-02 14098335 m, 18114 m/sec, 44551457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 762/1786 127/2000 BART-PT-020-CTLCardinality-2024-02 14189196 m, 18172 m/sec, 44856088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 767/1786 128/2000 BART-PT-020-CTLCardinality-2024-02 14281577 m, 18476 m/sec, 45150910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 772/1786 129/2000 BART-PT-020-CTLCardinality-2024-02 14375024 m, 18689 m/sec, 45441904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 777/1786 130/2000 BART-PT-020-CTLCardinality-2024-02 14468057 m, 18606 m/sec, 45734549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 782/1786 130/2000 BART-PT-020-CTLCardinality-2024-02 14558963 m, 18181 m/sec, 46037407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 787/1786 131/2000 BART-PT-020-CTLCardinality-2024-02 14651493 m, 18506 m/sec, 46336759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 792/1786 132/2000 BART-PT-020-CTLCardinality-2024-02 14744281 m, 18557 m/sec, 46640391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 797/1786 133/2000 BART-PT-020-CTLCardinality-2024-02 14835674 m, 18278 m/sec, 46940943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 802/1786 133/2000 BART-PT-020-CTLCardinality-2024-02 14927406 m, 18346 m/sec, 47228426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 807/1786 134/2000 BART-PT-020-CTLCardinality-2024-02 15019378 m, 18394 m/sec, 47500076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 812/1786 135/2000 BART-PT-020-CTLCardinality-2024-02 15111489 m, 18422 m/sec, 47779135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 817/1786 136/2000 BART-PT-020-CTLCardinality-2024-02 15204125 m, 18527 m/sec, 48054744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 822/1786 136/2000 BART-PT-020-CTLCardinality-2024-02 15295595 m, 18294 m/sec, 48337558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 827/1786 137/2000 BART-PT-020-CTLCardinality-2024-02 15386273 m, 18135 m/sec, 48619621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 832/1786 138/2000 BART-PT-020-CTLCardinality-2024-02 15477585 m, 18262 m/sec, 48901677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 837/1786 139/2000 BART-PT-020-CTLCardinality-2024-02 15565946 m, 17672 m/sec, 49183758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 842/1786 139/2000 BART-PT-020-CTLCardinality-2024-02 15653144 m, 17439 m/sec, 49472514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 847/1786 140/2000 BART-PT-020-CTLCardinality-2024-02 15743677 m, 18106 m/sec, 49762540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 852/1786 141/2000 BART-PT-020-CTLCardinality-2024-02 15833800 m, 18024 m/sec, 50059718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 857/1786 142/2000 BART-PT-020-CTLCardinality-2024-02 15922621 m, 17764 m/sec, 50345160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 862/1786 142/2000 BART-PT-020-CTLCardinality-2024-02 16013692 m, 18214 m/sec, 50625312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 867/1786 143/2000 BART-PT-020-CTLCardinality-2024-02 16102354 m, 17732 m/sec, 50919793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 872/1786 144/2000 BART-PT-020-CTLCardinality-2024-02 16191559 m, 17841 m/sec, 51221398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 877/1786 145/2000 BART-PT-020-CTLCardinality-2024-02 16281174 m, 17923 m/sec, 51515678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 882/1786 145/2000 BART-PT-020-CTLCardinality-2024-02 16371679 m, 18101 m/sec, 51813041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 887/1786 146/2000 BART-PT-020-CTLCardinality-2024-02 16459779 m, 17620 m/sec, 52102242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 892/1786 147/2000 BART-PT-020-CTLCardinality-2024-02 16548561 m, 17756 m/sec, 52393064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 897/1786 148/2000 BART-PT-020-CTLCardinality-2024-02 16639402 m, 18168 m/sec, 52683639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 902/1786 148/2000 BART-PT-020-CTLCardinality-2024-02 16727929 m, 17705 m/sec, 52981286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 907/1786 149/2000 BART-PT-020-CTLCardinality-2024-02 16817839 m, 17982 m/sec, 53276306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 912/1786 150/2000 BART-PT-020-CTLCardinality-2024-02 16905212 m, 17474 m/sec, 53561356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 917/1786 150/2000 BART-PT-020-CTLCardinality-2024-02 16992812 m, 17520 m/sec, 53855780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 922/1786 151/2000 BART-PT-020-CTLCardinality-2024-02 17080018 m, 17441 m/sec, 54153257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 927/1786 152/2000 BART-PT-020-CTLCardinality-2024-02 17168037 m, 17603 m/sec, 54440882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 932/1786 153/2000 BART-PT-020-CTLCardinality-2024-02 17256721 m, 17736 m/sec, 54733790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 937/1786 153/2000 BART-PT-020-CTLCardinality-2024-02 17348107 m, 18277 m/sec, 55021821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 942/1786 154/2000 BART-PT-020-CTLCardinality-2024-02 17434663 m, 17311 m/sec, 55311200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 947/1786 155/2000 BART-PT-020-CTLCardinality-2024-02 17524736 m, 18014 m/sec, 55586686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 952/1786 156/2000 BART-PT-020-CTLCardinality-2024-02 17612832 m, 17619 m/sec, 55883067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 957/1786 156/2000 BART-PT-020-CTLCardinality-2024-02 17702127 m, 17859 m/sec, 56169755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 962/1786 157/2000 BART-PT-020-CTLCardinality-2024-02 17790057 m, 17586 m/sec, 56462535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 967/1786 158/2000 BART-PT-020-CTLCardinality-2024-02 17878712 m, 17731 m/sec, 56759319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 972/1786 158/2000 BART-PT-020-CTLCardinality-2024-02 17966005 m, 17458 m/sec, 57054015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 977/1786 159/2000 BART-PT-020-CTLCardinality-2024-02 18052269 m, 17252 m/sec, 57336834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 982/1786 160/2000 BART-PT-020-CTLCardinality-2024-02 18139957 m, 17537 m/sec, 57625786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 987/1786 161/2000 BART-PT-020-CTLCardinality-2024-02 18225664 m, 17141 m/sec, 57915792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 992/1786 161/2000 BART-PT-020-CTLCardinality-2024-02 18315077 m, 17882 m/sec, 58212701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 997/1786 162/2000 BART-PT-020-CTLCardinality-2024-02 18403027 m, 17590 m/sec, 58515104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1002/1786 163/2000 BART-PT-020-CTLCardinality-2024-02 18490326 m, 17459 m/sec, 58811645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1007/1786 164/2000 BART-PT-020-CTLCardinality-2024-02 18578898 m, 17714 m/sec, 59113626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1012/1786 164/2000 BART-PT-020-CTLCardinality-2024-02 18670383 m, 18297 m/sec, 59398836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1017/1786 165/2000 BART-PT-020-CTLCardinality-2024-02 18760550 m, 18033 m/sec, 59691526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1022/1786 166/2000 BART-PT-020-CTLCardinality-2024-02 18851289 m, 18147 m/sec, 59990668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1027/1786 167/2000 BART-PT-020-CTLCardinality-2024-02 18940536 m, 17849 m/sec, 60288889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1032/1786 167/2000 BART-PT-020-CTLCardinality-2024-02 19028825 m, 17657 m/sec, 60584721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1037/1786 168/2000 BART-PT-020-CTLCardinality-2024-02 19117480 m, 17731 m/sec, 60878531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1042/1786 169/2000 BART-PT-020-CTLCardinality-2024-02 19204563 m, 17416 m/sec, 61176265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1047/1786 170/2000 BART-PT-020-CTLCardinality-2024-02 19295237 m, 18134 m/sec, 61459408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1052/1786 170/2000 BART-PT-020-CTLCardinality-2024-02 19384289 m, 17810 m/sec, 61754229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1057/1786 171/2000 BART-PT-020-CTLCardinality-2024-02 19470785 m, 17299 m/sec, 62040507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1062/1786 172/2000 BART-PT-020-CTLCardinality-2024-02 19557643 m, 17371 m/sec, 62335054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1067/1786 173/2000 BART-PT-020-CTLCardinality-2024-02 19648561 m, 18183 m/sec, 62629801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1072/1786 173/2000 BART-PT-020-CTLCardinality-2024-02 19736499 m, 17587 m/sec, 62921144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1077/1786 174/2000 BART-PT-020-CTLCardinality-2024-02 19821947 m, 17089 m/sec, 63211713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1082/1786 175/2000 BART-PT-020-CTLCardinality-2024-02 19908935 m, 17397 m/sec, 63502401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1087/1786 175/2000 BART-PT-020-CTLCardinality-2024-02 19995920 m, 17397 m/sec, 63793149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1092/1786 176/2000 BART-PT-020-CTLCardinality-2024-02 20080463 m, 16908 m/sec, 64086181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1097/1786 177/2000 BART-PT-020-CTLCardinality-2024-02 20166308 m, 17169 m/sec, 64379600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1102/1786 178/2000 BART-PT-020-CTLCardinality-2024-02 20254562 m, 17650 m/sec, 64677715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1107/1786 178/2000 BART-PT-020-CTLCardinality-2024-02 20344487 m, 17985 m/sec, 64979455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1112/1786 179/2000 BART-PT-020-CTLCardinality-2024-02 20434211 m, 17944 m/sec, 65276909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1117/1786 180/2000 BART-PT-020-CTLCardinality-2024-02 20521119 m, 17381 m/sec, 65568102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1122/1786 181/2000 BART-PT-020-CTLCardinality-2024-02 20606493 m, 17074 m/sec, 65858609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1127/1786 181/2000 BART-PT-020-CTLCardinality-2024-02 20692803 m, 17262 m/sec, 66151480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1132/1786 182/2000 BART-PT-020-CTLCardinality-2024-02 20779285 m, 17296 m/sec, 66443679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1137/1786 183/2000 BART-PT-020-CTLCardinality-2024-02 20867235 m, 17590 m/sec, 66739899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1142/1786 183/2000 BART-PT-020-CTLCardinality-2024-02 20953651 m, 17283 m/sec, 67034986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1147/1786 184/2000 BART-PT-020-CTLCardinality-2024-02 21039431 m, 17156 m/sec, 67333511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1152/1786 185/2000 BART-PT-020-CTLCardinality-2024-02 21126520 m, 17417 m/sec, 67617877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1157/1786 186/2000 BART-PT-020-CTLCardinality-2024-02 21212138 m, 17123 m/sec, 67907298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1162/1786 186/2000 BART-PT-020-CTLCardinality-2024-02 21299962 m, 17564 m/sec, 68205013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1167/1786 187/2000 BART-PT-020-CTLCardinality-2024-02 21387465 m, 17500 m/sec, 68486959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1172/1786 188/2000 BART-PT-020-CTLCardinality-2024-02 21474896 m, 17486 m/sec, 68774050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1177/1786 188/2000 BART-PT-020-CTLCardinality-2024-02 21562128 m, 17446 m/sec, 69060251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1182/1786 189/2000 BART-PT-020-CTLCardinality-2024-02 21652659 m, 18106 m/sec, 69340313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1187/1786 190/2000 BART-PT-020-CTLCardinality-2024-02 21742331 m, 17934 m/sec, 69615944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1192/1786 191/2000 BART-PT-020-CTLCardinality-2024-02 21829328 m, 17399 m/sec, 69901443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1197/1786 191/2000 BART-PT-020-CTLCardinality-2024-02 21915163 m, 17167 m/sec, 70187000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1202/1786 192/2000 BART-PT-020-CTLCardinality-2024-02 22003115 m, 17590 m/sec, 70475786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1207/1786 193/2000 BART-PT-020-CTLCardinality-2024-02 22092201 m, 17817 m/sec, 70766746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1212/1786 193/2000 BART-PT-020-CTLCardinality-2024-02 22179190 m, 17397 m/sec, 71059705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1217/1786 194/2000 BART-PT-020-CTLCardinality-2024-02 22263833 m, 16928 m/sec, 71356458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1222/1786 195/2000 BART-PT-020-CTLCardinality-2024-02 22357923 m, 18818 m/sec, 71635991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1227/1786 196/2000 BART-PT-020-CTLCardinality-2024-02 22451754 m, 18766 m/sec, 71922041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1232/1786 197/2000 BART-PT-020-CTLCardinality-2024-02 22544949 m, 18639 m/sec, 72206866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1237/1786 197/2000 BART-PT-020-CTLCardinality-2024-02 22637546 m, 18519 m/sec, 72491480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1242/1786 198/2000 BART-PT-020-CTLCardinality-2024-02 22727864 m, 18063 m/sec, 72767631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1247/1786 199/2000 BART-PT-020-CTLCardinality-2024-02 22813058 m, 17038 m/sec, 73044736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1252/1786 199/2000 BART-PT-020-CTLCardinality-2024-02 22899492 m, 17286 m/sec, 73338731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1257/1786 200/2000 BART-PT-020-CTLCardinality-2024-02 22984827 m, 17067 m/sec, 73634200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1262/1786 201/2000 BART-PT-020-CTLCardinality-2024-02 23071033 m, 17241 m/sec, 73921037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1267/1786 201/2000 BART-PT-020-CTLCardinality-2024-02 23158281 m, 17449 m/sec, 74206066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1272/1786 202/2000 BART-PT-020-CTLCardinality-2024-02 23245914 m, 17526 m/sec, 74484600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1277/1786 203/2000 BART-PT-020-CTLCardinality-2024-02 23331221 m, 17061 m/sec, 74771061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1282/1786 204/2000 BART-PT-020-CTLCardinality-2024-02 23417579 m, 17271 m/sec, 75062853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1287/1786 204/2000 BART-PT-020-CTLCardinality-2024-02 23506561 m, 17796 m/sec, 75340612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1292/1786 205/2000 BART-PT-020-CTLCardinality-2024-02 23590490 m, 16785 m/sec, 75629969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1297/1786 206/2000 BART-PT-020-CTLCardinality-2024-02 23676765 m, 17255 m/sec, 75918805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1302/1786 206/2000 BART-PT-020-CTLCardinality-2024-02 23761662 m, 16979 m/sec, 76206181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1307/1786 207/2000 BART-PT-020-CTLCardinality-2024-02 23848466 m, 17360 m/sec, 76500011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1312/1786 208/2000 BART-PT-020-CTLCardinality-2024-02 23935061 m, 17319 m/sec, 76791792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1317/1786 209/2000 BART-PT-020-CTLCardinality-2024-02 24020702 m, 17128 m/sec, 77084034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1322/1786 209/2000 BART-PT-020-CTLCardinality-2024-02 24106913 m, 17242 m/sec, 77371074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1327/1786 210/2000 BART-PT-020-CTLCardinality-2024-02 24190993 m, 16816 m/sec, 77659668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1332/1786 211/2000 BART-PT-020-CTLCardinality-2024-02 24277689 m, 17339 m/sec, 77939518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1337/1786 211/2000 BART-PT-020-CTLCardinality-2024-02 24364040 m, 17270 m/sec, 78230407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1342/1786 212/2000 BART-PT-020-CTLCardinality-2024-02 24449198 m, 17031 m/sec, 78523150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1347/1786 213/2000 BART-PT-020-CTLCardinality-2024-02 24536479 m, 17456 m/sec, 78801339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1352/1786 213/2000 BART-PT-020-CTLCardinality-2024-02 24624270 m, 17558 m/sec, 79079319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1357/1786 214/2000 BART-PT-020-CTLCardinality-2024-02 24710847 m, 17315 m/sec, 79357145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1362/1786 215/2000 BART-PT-020-CTLCardinality-2024-02 24794477 m, 16726 m/sec, 79646907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1367/1786 216/2000 BART-PT-020-CTLCardinality-2024-02 24880170 m, 17138 m/sec, 79932764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1372/1786 216/2000 BART-PT-020-CTLCardinality-2024-02 24966779 m, 17321 m/sec, 80217673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1377/1786 217/2000 BART-PT-020-CTLCardinality-2024-02 25051857 m, 17015 m/sec, 80507808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1382/1786 218/2000 BART-PT-020-CTLCardinality-2024-02 25136601 m, 16948 m/sec, 80801298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1387/1786 218/2000 BART-PT-020-CTLCardinality-2024-02 25221622 m, 17004 m/sec, 81095236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1392/1786 219/2000 BART-PT-020-CTLCardinality-2024-02 25305962 m, 16868 m/sec, 81388585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1397/1786 220/2000 BART-PT-020-CTLCardinality-2024-02 25394078 m, 17623 m/sec, 81669280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1402/1786 220/2000 BART-PT-020-CTLCardinality-2024-02 25478564 m, 16897 m/sec, 81957045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1407/1786 221/2000 BART-PT-020-CTLCardinality-2024-02 25563112 m, 16909 m/sec, 82248629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1412/1786 222/2000 BART-PT-020-CTLCardinality-2024-02 25650664 m, 17510 m/sec, 82518154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1417/1786 222/2000 BART-PT-020-CTLCardinality-2024-02 25736306 m, 17128 m/sec, 82794197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1422/1786 223/2000 BART-PT-020-CTLCardinality-2024-02 25821788 m, 17096 m/sec, 83078243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1427/1786 224/2000 BART-PT-020-CTLCardinality-2024-02 25907770 m, 17196 m/sec, 83365540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1432/1786 225/2000 BART-PT-020-CTLCardinality-2024-02 25991899 m, 16825 m/sec, 83659435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1437/1786 225/2000 BART-PT-020-CTLCardinality-2024-02 26076390 m, 16898 m/sec, 83951147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1442/1786 226/2000 BART-PT-020-CTLCardinality-2024-02 26163947 m, 17511 m/sec, 84234045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1447/1786 227/2000 BART-PT-020-CTLCardinality-2024-02 26249679 m, 17146 m/sec, 84513649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1452/1786 227/2000 BART-PT-020-CTLCardinality-2024-02 26334536 m, 16971 m/sec, 84801545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1457/1786 228/2000 BART-PT-020-CTLCardinality-2024-02 26418830 m, 16858 m/sec, 85080305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1462/1786 229/2000 BART-PT-020-CTLCardinality-2024-02 26502829 m, 16799 m/sec, 85366996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1467/1786 229/2000 BART-PT-020-CTLCardinality-2024-02 26586844 m, 16803 m/sec, 85658496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1472/1786 230/2000 BART-PT-020-CTLCardinality-2024-02 26675164 m, 17664 m/sec, 85948970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1477/1786 231/2000 BART-PT-020-CTLCardinality-2024-02 26760773 m, 17121 m/sec, 86238939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1482/1786 232/2000 BART-PT-020-CTLCardinality-2024-02 26846838 m, 17213 m/sec, 86533672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1487/1786 232/2000 BART-PT-020-CTLCardinality-2024-02 26931061 m, 16844 m/sec, 86820100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1492/1786 233/2000 BART-PT-020-CTLCardinality-2024-02 27013701 m, 16528 m/sec, 87111236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1497/1786 234/2000 BART-PT-020-CTLCardinality-2024-02 27100135 m, 17286 m/sec, 87386838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1502/1786 234/2000 BART-PT-020-CTLCardinality-2024-02 27184471 m, 16867 m/sec, 87676227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1507/1786 235/2000 BART-PT-020-CTLCardinality-2024-02 27268851 m, 16876 m/sec, 87956326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1512/1786 236/2000 BART-PT-020-CTLCardinality-2024-02 27351657 m, 16561 m/sec, 88240756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1517/1786 236/2000 BART-PT-020-CTLCardinality-2024-02 27436826 m, 17033 m/sec, 88524697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1522/1786 237/2000 BART-PT-020-CTLCardinality-2024-02 27520196 m, 16674 m/sec, 88810335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1527/1786 238/2000 BART-PT-020-CTLCardinality-2024-02 27603068 m, 16574 m/sec, 89092707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1532/1786 238/2000 BART-PT-020-CTLCardinality-2024-02 27688676 m, 17121 m/sec, 89381069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1537/1786 239/2000 BART-PT-020-CTLCardinality-2024-02 27772930 m, 16850 m/sec, 89656650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1542/1786 240/2000 BART-PT-020-CTLCardinality-2024-02 27857481 m, 16910 m/sec, 89946834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1547/1786 240/2000 BART-PT-020-CTLCardinality-2024-02 27938936 m, 16291 m/sec, 90235855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1552/1786 241/2000 BART-PT-020-CTLCardinality-2024-02 28020543 m, 16321 m/sec, 90524344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1557/1786 242/2000 BART-PT-020-CTLCardinality-2024-02 28104027 m, 16696 m/sec, 90806880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1562/1786 242/2000 BART-PT-020-CTLCardinality-2024-02 28188304 m, 16855 m/sec, 91084942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1567/1786 243/2000 BART-PT-020-CTLCardinality-2024-02 28271915 m, 16722 m/sec, 91367477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1572/1786 244/2000 BART-PT-020-CTLCardinality-2024-02 28356720 m, 16961 m/sec, 91653777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1577/1786 244/2000 BART-PT-020-CTLCardinality-2024-02 28440059 m, 16667 m/sec, 91943825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1582/1786 245/2000 BART-PT-020-CTLCardinality-2024-02 28522462 m, 16480 m/sec, 92234108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1587/1786 246/2000 BART-PT-020-CTLCardinality-2024-02 28605612 m, 16630 m/sec, 92523817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1592/1786 246/2000 BART-PT-020-CTLCardinality-2024-02 28689265 m, 16730 m/sec, 92813359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1597/1786 247/2000 BART-PT-020-CTLCardinality-2024-02 28771341 m, 16415 m/sec, 93099329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1602/1786 248/2000 BART-PT-020-CTLCardinality-2024-02 28853365 m, 16404 m/sec, 93383941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1607/1786 248/2000 BART-PT-020-CTLCardinality-2024-02 28937225 m, 16772 m/sec, 93674748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1612/1786 249/2000 BART-PT-020-CTLCardinality-2024-02 29020588 m, 16672 m/sec, 93957123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1617/1786 250/2000 BART-PT-020-CTLCardinality-2024-02 29102639 m, 16410 m/sec, 94245534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1622/1786 250/2000 BART-PT-020-CTLCardinality-2024-02 29184928 m, 16457 m/sec, 94533841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1627/1786 251/2000 BART-PT-020-CTLCardinality-2024-02 29269215 m, 16857 m/sec, 94813732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1632/1786 252/2000 BART-PT-020-CTLCardinality-2024-02 29353574 m, 16871 m/sec, 95094531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1637/1786 252/2000 BART-PT-020-CTLCardinality-2024-02 29435955 m, 16476 m/sec, 95373183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1642/1786 253/2000 BART-PT-020-CTLCardinality-2024-02 29518175 m, 16444 m/sec, 95651804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1647/1786 254/2000 BART-PT-020-CTLCardinality-2024-02 29601060 m, 16577 m/sec, 95934769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1652/1786 254/2000 BART-PT-020-CTLCardinality-2024-02 29683829 m, 16553 m/sec, 96221061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1657/1786 255/2000 BART-PT-020-CTLCardinality-2024-02 29766955 m, 16625 m/sec, 96504749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1662/1786 256/2000 BART-PT-020-CTLCardinality-2024-02 29848119 m, 16232 m/sec, 96791553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1667/1786 256/2000 BART-PT-020-CTLCardinality-2024-02 29932686 m, 16913 m/sec, 97071190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1672/1786 257/2000 BART-PT-020-CTLCardinality-2024-02 30014866 m, 16436 m/sec, 97350540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1677/1786 258/2000 BART-PT-020-CTLCardinality-2024-02 30098086 m, 16644 m/sec, 97634725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1682/1786 258/2000 BART-PT-020-CTLCardinality-2024-02 30181353 m, 16653 m/sec, 97915175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1687/1786 259/2000 BART-PT-020-CTLCardinality-2024-02 30262604 m, 16250 m/sec, 98199302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1692/1786 260/2000 BART-PT-020-CTLCardinality-2024-02 30345227 m, 16524 m/sec, 98482636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1697/1786 260/2000 BART-PT-020-CTLCardinality-2024-02 30427448 m, 16444 m/sec, 98771461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1702/1786 261/2000 BART-PT-020-CTLCardinality-2024-02 30510392 m, 16588 m/sec, 99053876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1707/1786 262/2000 BART-PT-020-CTLCardinality-2024-02 30593628 m, 16647 m/sec, 99340292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1712/1786 262/2000 BART-PT-020-CTLCardinality-2024-02 30676374 m, 16549 m/sec, 99633826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1717/1786 263/2000 BART-PT-020-CTLCardinality-2024-02 30761784 m, 17082 m/sec, 99919732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1722/1786 264/2000 BART-PT-020-CTLCardinality-2024-02 30844122 m, 16467 m/sec, 100200640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1727/1786 264/2000 BART-PT-020-CTLCardinality-2024-02 30926667 m, 16509 m/sec, 100487670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1732/1786 265/2000 BART-PT-020-CTLCardinality-2024-02 31009818 m, 16630 m/sec, 100772657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1737/1786 266/2000 BART-PT-020-CTLCardinality-2024-02 31090639 m, 16164 m/sec, 101061175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1742/1786 266/2000 BART-PT-020-CTLCardinality-2024-02 31172912 m, 16454 m/sec, 101345350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1747/1786 267/2000 BART-PT-020-CTLCardinality-2024-02 31255523 m, 16522 m/sec, 101629663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1752/1786 268/2000 BART-PT-020-CTLCardinality-2024-02 31336862 m, 16267 m/sec, 101911593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1757/1786 268/2000 BART-PT-020-CTLCardinality-2024-02 31418406 m, 16308 m/sec, 102198624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1762/1786 269/2000 BART-PT-020-CTLCardinality-2024-02 31500601 m, 16439 m/sec, 102482425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1767/1786 270/2000 BART-PT-020-CTLCardinality-2024-02 31581986 m, 16277 m/sec, 102768608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1772/1786 270/2000 BART-PT-020-CTLCardinality-2024-02 31663414 m, 16285 m/sec, 103054355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1777/1786 271/2000 BART-PT-020-CTLCardinality-2024-02 31745073 m, 16331 m/sec, 103331857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 1782/1786 272/2000 BART-PT-020-CTLCardinality-2024-02 31828636 m, 16712 m/sec, 103608989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for BART-PT-020-CTLCardinality-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BART-PT-020-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 1785 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BART-PT-020-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1785 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-PT-020-CTLCardinality-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-PT-020-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-PT-020-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/1785 2/5 BART-PT-020-CTLCardinality-2024-02 96760 m, -6346375 m/sec, 287456 t fired, .
[[35mlola[0m][.] 34 CTL EXCL 5/1785 5/2000 BART-PT-020-CTLCardinality-2024-11 320106 m, 64021 m/sec, 380373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-020"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-PT-020, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168800465"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-020.tgz
mv BART-PT-020 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;