About the Execution of LoLA for BART-COL-050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.363 | 1113094.00 | 1193169.00 | 4278.50 | ????????F??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168700425.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-050, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168700425
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 9.5K Apr 13 01:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Apr 13 01:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Apr 12 22:06 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 12 22:06 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 13 08:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Apr 13 08:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 03:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Apr 13 03:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 213K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-050-CTLCardinality-2024-00
FORMULA_NAME BART-COL-050-CTLCardinality-2024-01
FORMULA_NAME BART-COL-050-CTLCardinality-2024-02
FORMULA_NAME BART-COL-050-CTLCardinality-2024-03
FORMULA_NAME BART-COL-050-CTLCardinality-2024-04
FORMULA_NAME BART-COL-050-CTLCardinality-2024-05
FORMULA_NAME BART-COL-050-CTLCardinality-2024-06
FORMULA_NAME BART-COL-050-CTLCardinality-2024-07
FORMULA_NAME BART-COL-050-CTLCardinality-2024-08
FORMULA_NAME BART-COL-050-CTLCardinality-2024-09
FORMULA_NAME BART-COL-050-CTLCardinality-2024-10
FORMULA_NAME BART-COL-050-CTLCardinality-2024-11
FORMULA_NAME BART-COL-050-CTLCardinality-2024-12
FORMULA_NAME BART-COL-050-CTLCardinality-2024-13
FORMULA_NAME BART-COL-050-CTLCardinality-2024-14
FORMULA_NAME BART-COL-050-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717159827278
FORMULA BART-COL-050-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717160940372
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 30 (type SKEL/CNST) for 28 BART-COL-050-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 30 (type SKEL/CNST) for BART-COL-050-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Places: 22673, Transitions: 16150
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 32
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-15: CTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 46 BART-COL-050-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 53 BART-COL-050-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for BART-COL-050-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-14: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL SRCH 0/3550 0/5 BART-COL-050-CTLCardinality-2024-14 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for BART-COL-050-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BART-COL-050-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 BART-COL-050-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 BART-COL-050-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BART-COL-050-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BART-COL-050-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for BART-COL-050-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 BART-COL-050-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 BART-COL-050-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for BART-COL-050-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 BART-COL-050-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for BART-COL-050-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 BART-COL-050-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for BART-COL-050-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for BART-COL-050-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 6050 transitions removed,15801 places removed
[*** LOG ERROR #0001 ***] [2024-05-31 12:51:22] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BART-COL-050-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 504 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BART-COL-050-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 BART-COL-050-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 588 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 0/588 1/2000 BART-COL-050-CTLCardinality-2024-11 3 m, 0 m/sec, 2 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for BART-COL-050-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 73
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 BART-COL-050-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 705 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for BART-COL-050-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BART-COL-050-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1176 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 3/1176 1/2000 BART-COL-050-CTLCardinality-2024-03 2130 m, 426 m/sec, 2229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 8/1176 1/2000 BART-COL-050-CTLCardinality-2024-03 5647 m, 703 m/sec, 5860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 13/1176 1/2000 BART-COL-050-CTLCardinality-2024-03 9088 m, 688 m/sec, 9528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 18/1176 1/2000 BART-COL-050-CTLCardinality-2024-03 12535 m, 689 m/sec, 13279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 23/1176 1/2000 BART-COL-050-CTLCardinality-2024-03 15992 m, 691 m/sec, 16848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 28/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 19433 m, 688 m/sec, 20496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 33/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 22799 m, 673 m/sec, 23989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 38/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 26174 m, 675 m/sec, 27587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 43/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 29562 m, 677 m/sec, 31084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 48/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 32938 m, 675 m/sec, 34746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 53/1176 2/2000 BART-COL-050-CTLCardinality-2024-03 36313 m, 675 m/sec, 38232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 58/1176 3/2000 BART-COL-050-CTLCardinality-2024-03 39676 m, 672 m/sec, 41739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 63/1176 3/2000 BART-COL-050-CTLCardinality-2024-03 43057 m, 676 m/sec, 45266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 68/1176 3/2000 BART-COL-050-CTLCardinality-2024-03 46441 m, 676 m/sec, 48760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 73/1176 3/2000 BART-COL-050-CTLCardinality-2024-03 49866 m, 685 m/sec, 52333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 78/1176 3/2000 BART-COL-050-CTLCardinality-2024-03 53287 m, 684 m/sec, 55900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 83/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 56823 m, 707 m/sec, 59551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 88/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 60406 m, 716 m/sec, 63287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 93/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 63968 m, 712 m/sec, 67000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 98/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 67529 m, 712 m/sec, 70677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 103/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 71077 m, 709 m/sec, 74377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 108/1176 4/2000 BART-COL-050-CTLCardinality-2024-03 74656 m, 715 m/sec, 78092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 113/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 78243 m, 717 m/sec, 81811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 118/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 81833 m, 718 m/sec, 85556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 123/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 85425 m, 718 m/sec, 89282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 128/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 89011 m, 717 m/sec, 93002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 133/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 92600 m, 717 m/sec, 96744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 138/1176 5/2000 BART-COL-050-CTLCardinality-2024-03 96177 m, 715 m/sec, 100457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 143/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 99748 m, 714 m/sec, 104161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 148/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 103335 m, 717 m/sec, 107900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 153/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 106925 m, 718 m/sec, 111626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 158/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 110508 m, 716 m/sec, 115361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 163/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 114056 m, 709 m/sec, 119041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 168/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 117427 m, 674 m/sec, 122820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 173/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 120772 m, 669 m/sec, 126854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 178/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 124166 m, 678 m/sec, 131218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 183/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 127616 m, 690 m/sec, 136351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 188/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 131036 m, 684 m/sec, 141509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 193/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 134594 m, 711 m/sec, 145250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 198/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 138201 m, 721 m/sec, 149377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 203/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 141851 m, 730 m/sec, 153722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 208/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 145429 m, 715 m/sec, 157416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 213/1176 6/2000 BART-COL-050-CTLCardinality-2024-03 148997 m, 713 m/sec, 161276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 218/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 152570 m, 714 m/sec, 164982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 223/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 156126 m, 711 m/sec, 168671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 228/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 159683 m, 711 m/sec, 172380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 233/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 163254 m, 714 m/sec, 176086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 238/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 166685 m, 686 m/sec, 179647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 243/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 170268 m, 716 m/sec, 183381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 248/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 173851 m, 716 m/sec, 187099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 253/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 177443 m, 718 m/sec, 190825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 258/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 181084 m, 728 m/sec, 194621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 263/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 184720 m, 727 m/sec, 198394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 268/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 188387 m, 733 m/sec, 202197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 273/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 192052 m, 733 m/sec, 206018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 278/1176 7/2000 BART-COL-050-CTLCardinality-2024-03 195737 m, 737 m/sec, 209841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 283/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 199423 m, 737 m/sec, 213664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 288/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 203109 m, 737 m/sec, 217506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 293/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 206808 m, 739 m/sec, 221344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 298/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 210481 m, 734 m/sec, 225155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 303/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 214164 m, 736 m/sec, 228993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 308/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 217760 m, 719 m/sec, 232724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 313/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 221302 m, 708 m/sec, 236418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 318/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 224892 m, 718 m/sec, 240141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 323/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 228579 m, 737 m/sec, 243967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 328/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 232278 m, 739 m/sec, 247822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 333/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 235870 m, 718 m/sec, 251548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 338/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 239528 m, 731 m/sec, 255749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 343/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 243197 m, 733 m/sec, 259955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 348/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 246770 m, 714 m/sec, 263660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 353/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 250360 m, 718 m/sec, 267403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 358/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 253963 m, 720 m/sec, 271142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 363/1176 8/2000 BART-COL-050-CTLCardinality-2024-03 257556 m, 718 m/sec, 274869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 368/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 261153 m, 719 m/sec, 278619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 373/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 264756 m, 720 m/sec, 282358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 378/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 268350 m, 718 m/sec, 286085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 383/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 271929 m, 715 m/sec, 289818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 388/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 275522 m, 718 m/sec, 293546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 393/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 279069 m, 709 m/sec, 297243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 398/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 282658 m, 717 m/sec, 300967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 403/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 286254 m, 719 m/sec, 304700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 408/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 289845 m, 718 m/sec, 308443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 413/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 293436 m, 718 m/sec, 312166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 418/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 297036 m, 720 m/sec, 315903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 423/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 300628 m, 718 m/sec, 319648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 428/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 304219 m, 718 m/sec, 323357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 433/1176 9/2000 BART-COL-050-CTLCardinality-2024-03 307818 m, 719 m/sec, 327108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 438/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 311411 m, 718 m/sec, 330854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 443/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 314977 m, 713 m/sec, 334535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 448/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 318567 m, 718 m/sec, 338278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 453/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 322156 m, 717 m/sec, 342021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 458/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 325749 m, 718 m/sec, 345729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 463/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 329341 m, 718 m/sec, 349475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 468/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 332905 m, 712 m/sec, 353191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 473/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 336489 m, 716 m/sec, 356891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 478/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 340075 m, 717 m/sec, 360630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 483/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 343659 m, 716 m/sec, 364367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 488/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 347248 m, 717 m/sec, 368071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 493/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 350843 m, 719 m/sec, 372233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 498/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 354424 m, 716 m/sec, 376124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 503/1176 10/2000 BART-COL-050-CTLCardinality-2024-03 357995 m, 714 m/sec, 379972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 508/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 361607 m, 722 m/sec, 383983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 513/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 365263 m, 731 m/sec, 388282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 518/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 368828 m, 713 m/sec, 391980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 523/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 372396 m, 713 m/sec, 396112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 528/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 375954 m, 711 m/sec, 399802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 533/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 379585 m, 726 m/sec, 404136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 538/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 383074 m, 697 m/sec, 407921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 543/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 386613 m, 707 m/sec, 412000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 548/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 390106 m, 698 m/sec, 415646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 553/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 393667 m, 712 m/sec, 419631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 558/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 397288 m, 724 m/sec, 423812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 563/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 400823 m, 707 m/sec, 427478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 568/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 404366 m, 708 m/sec, 431629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 573/1176 11/2000 BART-COL-050-CTLCardinality-2024-03 407821 m, 691 m/sec, 435283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 578/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 411296 m, 695 m/sec, 439486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 583/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 414692 m, 679 m/sec, 443162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 588/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 418069 m, 675 m/sec, 446824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 593/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 421494 m, 685 m/sec, 450360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 598/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 424931 m, 687 m/sec, 453946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 603/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 428369 m, 687 m/sec, 457514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 608/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 431803 m, 686 m/sec, 461077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 613/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 435247 m, 688 m/sec, 464669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 618/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 438691 m, 688 m/sec, 468226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 623/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 442134 m, 688 m/sec, 471816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 628/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 445602 m, 693 m/sec, 475433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 633/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 449166 m, 712 m/sec, 479112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 638/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 452730 m, 712 m/sec, 482828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 643/1176 12/2000 BART-COL-050-CTLCardinality-2024-03 456290 m, 712 m/sec, 486541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 648/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 459856 m, 713 m/sec, 490223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 653/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 463418 m, 712 m/sec, 493936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 658/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 466967 m, 709 m/sec, 497938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 663/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 470508 m, 708 m/sec, 502153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 668/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 474060 m, 710 m/sec, 506283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 673/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 477581 m, 704 m/sec, 510583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 678/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 481155 m, 714 m/sec, 514942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 683/1176 13/2000 BART-COL-050-CTLCardinality-2024-03 484709 m, 710 m/sec, 518849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 688/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 488111 m, 680 m/sec, 522442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 693/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 491622 m, 702 m/sec, 526066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 698/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 495167 m, 709 m/sec, 530289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 703/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 498768 m, 720 m/sec, 534528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 708/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 502266 m, 699 m/sec, 538157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 713/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 505790 m, 704 m/sec, 541830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 718/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 509331 m, 708 m/sec, 545505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 723/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 512897 m, 713 m/sec, 549204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 728/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 516451 m, 710 m/sec, 552910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 733/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 520048 m, 719 m/sec, 556644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 738/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 523637 m, 717 m/sec, 560365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 743/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 527218 m, 716 m/sec, 564099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 748/1176 14/2000 BART-COL-050-CTLCardinality-2024-03 530795 m, 715 m/sec, 567812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 753/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 534352 m, 711 m/sec, 571501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 758/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 537935 m, 716 m/sec, 575238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 763/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 541574 m, 727 m/sec, 579014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 768/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 545193 m, 723 m/sec, 582768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 773/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 548716 m, 704 m/sec, 586441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 778/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 552359 m, 728 m/sec, 590220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 783/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 556008 m, 729 m/sec, 594005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 788/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 559623 m, 723 m/sec, 597774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 793/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 563175 m, 710 m/sec, 601460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 798/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 566714 m, 707 m/sec, 605132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 803/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 570297 m, 716 m/sec, 608868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 808/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 573888 m, 718 m/sec, 612593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 813/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 577422 m, 706 m/sec, 616259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 818/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 580989 m, 713 m/sec, 619978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 823/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 584553 m, 712 m/sec, 623921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 828/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 588098 m, 709 m/sec, 628205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 833/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 591671 m, 714 m/sec, 632576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 838/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 595202 m, 706 m/sec, 636843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 843/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 598729 m, 705 m/sec, 641105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 848/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 602294 m, 713 m/sec, 645456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 853/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 605911 m, 723 m/sec, 649827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 858/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 609505 m, 718 m/sec, 654213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 863/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 613049 m, 708 m/sec, 658492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 868/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 616589 m, 708 m/sec, 662778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 874/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 620181 m, 718 m/sec, 667165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 879/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 623775 m, 718 m/sec, 671508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 884/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 627375 m, 720 m/sec, 675847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 889/1176 15/2000 BART-COL-050-CTLCardinality-2024-03 630965 m, 718 m/sec, 680244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 894/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 634495 m, 706 m/sec, 684504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 899/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 638038 m, 708 m/sec, 688784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 904/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 641585 m, 709 m/sec, 693121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 909/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 645212 m, 725 m/sec, 697502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 914/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 648883 m, 734 m/sec, 701929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 919/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 652539 m, 731 m/sec, 706399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 924/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 656212 m, 734 m/sec, 710828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 929/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 659894 m, 736 m/sec, 715283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 934/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 663561 m, 733 m/sec, 719764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 939/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 667213 m, 730 m/sec, 724170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 944/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 670899 m, 737 m/sec, 728617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 949/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 674570 m, 734 m/sec, 733102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 954/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 678247 m, 735 m/sec, 737593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 959/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 681918 m, 734 m/sec, 741982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 964/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 685570 m, 730 m/sec, 746435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 969/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 689240 m, 734 m/sec, 751245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 974/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 692926 m, 737 m/sec, 755936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 979/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 696600 m, 734 m/sec, 760840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 984/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 700271 m, 734 m/sec, 765241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 989/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 703900 m, 725 m/sec, 770178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 994/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 707451 m, 710 m/sec, 774794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 999/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 710995 m, 708 m/sec, 779305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1004/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 714481 m, 697 m/sec, 783923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1009/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 717978 m, 699 m/sec, 788391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1014/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 721549 m, 714 m/sec, 793322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1019/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 725002 m, 690 m/sec, 797484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1024/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 728482 m, 696 m/sec, 802318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1029/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 731945 m, 692 m/sec, 806521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-08: INITIAL false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-10: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-050-CTLCardinality-2024-13: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-14: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-050-CTLCardinality-2024-15: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-050-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 1034/1176 16/2000 BART-COL-050-CTLCardinality-2024-03 734199 m, 450 m/sec, 809582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-050"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-050, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168700425"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-050.tgz
mv BART-COL-050 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;