About the Execution of LoLA for BART-COL-040
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.588 | 65155.00 | 168718.00 | 499.80 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168700419.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-040, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168700419
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 592K
-rw-r--r-- 1 mcc users 7.3K Apr 12 23:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Apr 12 23:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 21:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 21:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.7K Apr 13 01:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 13 01:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 13 00:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 13 00:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 207K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-040-LTLCardinality-00
FORMULA_NAME BART-COL-040-LTLCardinality-01
FORMULA_NAME BART-COL-040-LTLCardinality-02
FORMULA_NAME BART-COL-040-LTLCardinality-03
FORMULA_NAME BART-COL-040-LTLCardinality-04
FORMULA_NAME BART-COL-040-LTLCardinality-05
FORMULA_NAME BART-COL-040-LTLCardinality-06
FORMULA_NAME BART-COL-040-LTLCardinality-07
FORMULA_NAME BART-COL-040-LTLCardinality-08
FORMULA_NAME BART-COL-040-LTLCardinality-09
FORMULA_NAME BART-COL-040-LTLCardinality-10
FORMULA_NAME BART-COL-040-LTLCardinality-11
FORMULA_NAME BART-COL-040-LTLCardinality-12
FORMULA_NAME BART-COL-040-LTLCardinality-13
FORMULA_NAME BART-COL-040-LTLCardinality-14
FORMULA_NAME BART-COL-040-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717159547038
BK_STOP 1717159612193
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/FNDP) for 42 BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/EQUN) for 42 BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 42 BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for BART-COL-040-LTLCardinality-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for BART-COL-040-LTLCardinality-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/FNDP) for 35 BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/EQUN) for 35 BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 35 BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for BART-COL-040-LTLCardinality-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for BART-COL-040-LTLCardinality-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/FNDP) for BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 20213, Transitions: 12960
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/EQUN) for BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/EQUN) for BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-10: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-10: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-10: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-10: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-10: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BART-COL-040-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BART-COL-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 17 (type CNST) for 16 BART-COL-040-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 BART-COL-040-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 BART-COL-040-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BART-COL-040-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 BART-COL-040-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 48 BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 17 (type CNST) for BART-COL-040-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 59 (type CNST) for 58 BART-COL-040-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BART-COL-040-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for BART-COL-040-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for BART-COL-040-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for BART-COL-040-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for BART-COL-040-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 59 (type CNST) for BART-COL-040-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 4880 transitions removed,14661 places removed
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 29
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 48 BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 55 BART-COL-040-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 35 BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for BART-COL-040-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 12:46:17] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] BART-COL-040-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 48 BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for BART-COL-040-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 524
[[35mlola[0m][I] fired transitions : 524
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 BART-COL-040-LTLCardinality-15
[[35mlola[0m][I] time limit : 444 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for BART-COL-040-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 524
[[35mlola[0m][I] fired transitions : 524
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 BART-COL-040-LTLCardinality-06
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for BART-COL-040-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1441
[[35mlola[0m][I] fired transitions : 1440
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 BART-COL-040-LTLCardinality-13
[[35mlola[0m][I] time limit : 592 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for BART-COL-040-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 524
[[35mlola[0m][I] fired transitions : 524
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 35 BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] time limit : 711 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for BART-COL-040-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1441
[[35mlola[0m][I] fired transitions : 1440
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 BART-COL-040-LTLCardinality-05
[[35mlola[0m][I] time limit : 889 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 2/889 3/2000 BART-COL-040-LTLCardinality-05 34715 m, 6943 m/sec, 34715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 7/889 5/2000 BART-COL-040-LTLCardinality-05 99823 m, 13021 m/sec, 101263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 12/889 8/2000 BART-COL-040-LTLCardinality-05 158558 m, 11747 m/sec, 163752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-00: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-01: F true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-04: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-08: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-040-LTLCardinality-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-10: AG false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-11: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-14: LTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-040-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-040-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-040-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 17/889 11/2000 BART-COL-040-LTLCardinality-05 217742 m, 11836 m/sec, 228852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-040"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-040, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168700419"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-040.tgz
mv BART-COL-040 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;