About the Execution of LoLA for BART-COL-030
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.520 | 520715.00 | 665612.00 | 1564.00 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168700412.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-030, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168700412
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 708K
-rw-r--r-- 1 mcc users 7.1K Apr 12 23:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Apr 12 23:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 12 21:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 12 21:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 03:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Apr 13 03:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 00:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Apr 13 00:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 201K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-030-LTLFireability-00
FORMULA_NAME BART-COL-030-LTLFireability-01
FORMULA_NAME BART-COL-030-LTLFireability-02
FORMULA_NAME BART-COL-030-LTLFireability-03
FORMULA_NAME BART-COL-030-LTLFireability-04
FORMULA_NAME BART-COL-030-LTLFireability-05
FORMULA_NAME BART-COL-030-LTLFireability-06
FORMULA_NAME BART-COL-030-LTLFireability-07
FORMULA_NAME BART-COL-030-LTLFireability-08
FORMULA_NAME BART-COL-030-LTLFireability-09
FORMULA_NAME BART-COL-030-LTLFireability-10
FORMULA_NAME BART-COL-030-LTLFireability-11
FORMULA_NAME BART-COL-030-LTLFireability-12
FORMULA_NAME BART-COL-030-LTLFireability-13
FORMULA_NAME BART-COL-030-LTLFireability-14
FORMULA_NAME BART-COL-030-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717158048526
BK_STOP 1717158569241
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 17753, Transitions: 9690
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 3630 transitions removed,13521 places removed
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 BART-COL-030-LTLFireability-02
[[35mlola[0m][I] time limit : 178 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 41 BART-COL-030-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 4/178 1/2000 BART-COL-030-LTLFireability-02 32754 m, 6550 m/sec, 66152 t fired, .
[[35mlola[0m][.] 60 EF STEQ 4/3579 0/5 BART-COL-030-LTLFireability-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 9/178 2/2000 BART-COL-030-LTLFireability-02 122196 m, 17888 m/sec, 253598 t fired, .
[[35mlola[0m][.] 60 EF STEQ 9/3579 0/5 BART-COL-030-LTLFireability-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for BART-COL-030-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 14/178 4/2000 BART-COL-030-LTLFireability-02 220505 m, 19661 m/sec, 461839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 19/178 5/2000 BART-COL-030-LTLFireability-02 331195 m, 22138 m/sec, 696318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 24/178 7/2000 BART-COL-030-LTLFireability-02 428298 m, 19420 m/sec, 905820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 29/178 8/2000 BART-COL-030-LTLFireability-02 515799 m, 17500 m/sec, 1092406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 34/178 9/2000 BART-COL-030-LTLFireability-02 605220 m, 17884 m/sec, 1283861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 57
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 50 BART-COL-030-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 35 BART-COL-030-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for BART-COL-030-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for BART-COL-030-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type FNDP) for 13 BART-COL-030-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 13 BART-COL-030-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type FNDP) for BART-COL-030-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for BART-COL-030-LTLFireability-03 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 39/223 10/2000 BART-COL-030-LTLFireability-02 698907 m, 18737 m/sec, 1485585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 44/223 11/2000 BART-COL-030-LTLFireability-02 844633 m, 29145 m/sec, 1794701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 49/223 13/2000 BART-COL-030-LTLFireability-02 988131 m, 28699 m/sec, 2103777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 54/223 15/2000 BART-COL-030-LTLFireability-02 1133761 m, 29126 m/sec, 2414615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 59/223 17/2000 BART-COL-030-LTLFireability-02 1277891 m, 28826 m/sec, 2723493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 64/223 19/2000 BART-COL-030-LTLFireability-02 1422984 m, 29018 m/sec, 3034041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 69/223 20/2000 BART-COL-030-LTLFireability-02 1565898 m, 28582 m/sec, 3345288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 74/223 22/2000 BART-COL-030-LTLFireability-02 1708110 m, 28442 m/sec, 3655498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 79/223 24/2000 BART-COL-030-LTLFireability-02 1849642 m, 28306 m/sec, 3963036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 84/223 25/2000 BART-COL-030-LTLFireability-02 1991438 m, 28359 m/sec, 4270656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 89/223 27/2000 BART-COL-030-LTLFireability-02 2130961 m, 27904 m/sec, 4578651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for BART-COL-030-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 94/223 28/2000 BART-COL-030-LTLFireability-02 2271393 m, 28086 m/sec, 4887692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 99/223 30/2000 BART-COL-030-LTLFireability-02 2418337 m, 29388 m/sec, 5199496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 104/223 32/2000 BART-COL-030-LTLFireability-02 2563545 m, 29041 m/sec, 5511479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 109/223 34/2000 BART-COL-030-LTLFireability-02 2707433 m, 28777 m/sec, 5822820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 114/223 36/2000 BART-COL-030-LTLFireability-02 2847981 m, 28109 m/sec, 6132800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 119/223 38/2000 BART-COL-030-LTLFireability-02 2992270 m, 28857 m/sec, 6442875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 124/223 40/2000 BART-COL-030-LTLFireability-02 3134916 m, 28529 m/sec, 6752042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 129/223 41/2000 BART-COL-030-LTLFireability-02 3277287 m, 28474 m/sec, 7058949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 134/223 42/2000 BART-COL-030-LTLFireability-02 3418173 m, 28177 m/sec, 7366955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 139/223 44/2000 BART-COL-030-LTLFireability-02 3557126 m, 27790 m/sec, 7674873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 144/223 46/2000 BART-COL-030-LTLFireability-02 3699179 m, 28410 m/sec, 7983529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 149/223 47/2000 BART-COL-030-LTLFireability-02 3842215 m, 28607 m/sec, 8293474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 154/223 49/2000 BART-COL-030-LTLFireability-02 3983126 m, 28182 m/sec, 8602473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 159/223 51/2000 BART-COL-030-LTLFireability-02 4126089 m, 28592 m/sec, 8911667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 164/223 52/2000 BART-COL-030-LTLFireability-02 4266205 m, 28023 m/sec, 9219425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 169/223 54/2000 BART-COL-030-LTLFireability-02 4413062 m, 29371 m/sec, 9531979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 174/223 56/2000 BART-COL-030-LTLFireability-02 4558347 m, 29057 m/sec, 9845023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 179/223 58/2000 BART-COL-030-LTLFireability-02 4704343 m, 29199 m/sec, 10157790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 184/223 60/2000 BART-COL-030-LTLFireability-02 4848213 m, 28774 m/sec, 10470606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 189/223 62/2000 BART-COL-030-LTLFireability-02 4990912 m, 28539 m/sec, 10783186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 194/223 63/2000 BART-COL-030-LTLFireability-02 5130597 m, 27937 m/sec, 11090708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 199/223 64/2000 BART-COL-030-LTLFireability-02 5269956 m, 27871 m/sec, 11397300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 204/223 66/2000 BART-COL-030-LTLFireability-02 5408356 m, 27680 m/sec, 11704561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 209/223 67/2000 BART-COL-030-LTLFireability-02 5548475 m, 28023 m/sec, 12012206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 214/223 69/2000 BART-COL-030-LTLFireability-02 5687669 m, 27838 m/sec, 12318953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 219/223 70/2000 BART-COL-030-LTLFireability-02 5829226 m, 28311 m/sec, 12627763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 9 (type EXCL) for BART-COL-030-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BART-COL-030-LTLFireability-14
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 BART-COL-030-LTLFireability-02
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BART-COL-030-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 617
[[35mlola[0m][I] fired transitions : 617
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 5/223 3/5 BART-COL-030-LTLFireability-02 152385 m, -1135368 m/sec, 316715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 9 LTL EXCL 11/223 5/5 BART-COL-030-LTLFireability-02 302429 m, 30008 m/sec, 634567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 9 (type EXCL) for BART-COL-030-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 BART-COL-030-LTLFireability-13
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BART-COL-030-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1226
[[35mlola[0m][I] fired transitions : 1226
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 BART-COL-030-LTLFireability-12
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/256 3/2000 BART-COL-030-LTLFireability-12 83408 m, 16681 m/sec, 85424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 10/256 7/2000 BART-COL-030-LTLFireability-12 165275 m, 16373 m/sec, 176650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 15/256 9/2000 BART-COL-030-LTLFireability-12 243013 m, 15547 m/sec, 272497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 20/256 12/2000 BART-COL-030-LTLFireability-12 316656 m, 14728 m/sec, 374327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 25/256 14/2000 BART-COL-030-LTLFireability-12 382748 m, 13218 m/sec, 479902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 30/256 17/2000 BART-COL-030-LTLFireability-12 443483 m, 12147 m/sec, 595195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 35/256 19/2000 BART-COL-030-LTLFireability-12 496686 m, 10640 m/sec, 722405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 40/256 20/2000 BART-COL-030-LTLFireability-12 537663 m, 8195 m/sec, 861591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 45/256 21/2000 BART-COL-030-LTLFireability-12 563290 m, 5125 m/sec, 1025808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for BART-COL-030-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 566971
[[35mlola[0m][I] fired transitions : 1130730
[[35mlola[0m][I] time used : 47
[[35mlola[0m][I] memory pages used : 22
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 BART-COL-030-LTLFireability-10
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for BART-COL-030-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 737
[[35mlola[0m][I] fired transitions : 737
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 BART-COL-030-LTLFireability-09
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for BART-COL-030-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 617
[[35mlola[0m][I] fired transitions : 617
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 BART-COL-030-LTLFireability-07
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 3/329 1/2000 BART-COL-030-LTLFireability-07 29284 m, 5856 m/sec, 35323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 8/329 3/2000 BART-COL-030-LTLFireability-07 96079 m, 13359 m/sec, 134892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 13/329 4/2000 BART-COL-030-LTLFireability-07 167264 m, 14237 m/sec, 226939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 18/329 6/2000 BART-COL-030-LTLFireability-07 238925 m, 14332 m/sec, 318281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 23/329 7/2000 BART-COL-030-LTLFireability-07 308865 m, 13988 m/sec, 411611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 28/329 8/2000 BART-COL-030-LTLFireability-07 379359 m, 14098 m/sec, 503412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 33/329 10/2000 BART-COL-030-LTLFireability-07 449200 m, 13968 m/sec, 595423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 38/329 11/2000 BART-COL-030-LTLFireability-07 519578 m, 14075 m/sec, 687908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 43/329 12/2000 BART-COL-030-LTLFireability-07 590330 m, 14150 m/sec, 780378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 48/329 14/2000 BART-COL-030-LTLFireability-07 659894 m, 13912 m/sec, 872850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 53/329 15/2000 BART-COL-030-LTLFireability-07 729935 m, 14008 m/sec, 964219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 58/329 17/2000 BART-COL-030-LTLFireability-07 799308 m, 13874 m/sec, 1055192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 63/329 18/2000 BART-COL-030-LTLFireability-07 868570 m, 13852 m/sec, 1146737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 68/329 20/2000 BART-COL-030-LTLFireability-07 938120 m, 13910 m/sec, 1239287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 73/329 21/2000 BART-COL-030-LTLFireability-07 1007958 m, 13967 m/sec, 1331541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 78/329 22/2000 BART-COL-030-LTLFireability-07 1077276 m, 13863 m/sec, 1422919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 83/329 24/2000 BART-COL-030-LTLFireability-07 1146316 m, 13808 m/sec, 1515002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 88/329 25/2000 BART-COL-030-LTLFireability-07 1215656 m, 13868 m/sec, 1607010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 93/329 27/2000 BART-COL-030-LTLFireability-07 1284560 m, 13780 m/sec, 1699098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 98/329 28/2000 BART-COL-030-LTLFireability-07 1353578 m, 13803 m/sec, 1791560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 103/329 29/2000 BART-COL-030-LTLFireability-07 1422981 m, 13880 m/sec, 1883172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 108/329 31/2000 BART-COL-030-LTLFireability-07 1491119 m, 13627 m/sec, 1975285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 113/329 32/2000 BART-COL-030-LTLFireability-07 1559758 m, 13727 m/sec, 2067454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 118/329 34/2000 BART-COL-030-LTLFireability-07 1628699 m, 13788 m/sec, 2158867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 123/329 35/2000 BART-COL-030-LTLFireability-07 1697852 m, 13830 m/sec, 2250753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 128/329 36/2000 BART-COL-030-LTLFireability-07 1766712 m, 13772 m/sec, 2342319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 133/329 38/2000 BART-COL-030-LTLFireability-07 1834876 m, 13632 m/sec, 2434382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 138/329 39/2000 BART-COL-030-LTLFireability-07 1903720 m, 13768 m/sec, 2526499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 143/329 40/2000 BART-COL-030-LTLFireability-07 1972646 m, 13785 m/sec, 2618677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 148/329 42/2000 BART-COL-030-LTLFireability-07 2042183 m, 13907 m/sec, 2710336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 153/329 43/2000 BART-COL-030-LTLFireability-07 2111739 m, 13911 m/sec, 2802489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 158/329 44/2000 BART-COL-030-LTLFireability-07 2180794 m, 13811 m/sec, 2894176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 163/329 46/2000 BART-COL-030-LTLFireability-07 2248822 m, 13605 m/sec, 2986513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 168/329 47/2000 BART-COL-030-LTLFireability-07 2316360 m, 13507 m/sec, 3079645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 173/329 49/2000 BART-COL-030-LTLFireability-07 2384833 m, 13694 m/sec, 3171336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 178/329 50/2000 BART-COL-030-LTLFireability-07 2453071 m, 13647 m/sec, 3263574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 183/329 51/2000 BART-COL-030-LTLFireability-07 2521779 m, 13741 m/sec, 3355677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 188/329 53/2000 BART-COL-030-LTLFireability-07 2590277 m, 13699 m/sec, 3447998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 193/329 54/2000 BART-COL-030-LTLFireability-07 2657728 m, 13490 m/sec, 3541485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 198/329 56/2000 BART-COL-030-LTLFireability-07 2726180 m, 13690 m/sec, 3634080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 203/329 57/2000 BART-COL-030-LTLFireability-07 2793914 m, 13546 m/sec, 3726315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-030-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-030-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-030-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-030-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 208/329 58/2000 BART-COL-030-LTLFireability-07 2861069 m, 13431 m/sec, 3816593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 396 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-030"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-030, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168700412"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-030.tgz
mv BART-COL-030 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;