About the Execution of LoLA for BART-COL-020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.479 | 879485.00 | 1008970.00 | 3015.80 | ???F???FTF?F???F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168700404.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-020, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168700404
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 716K
-rw-r--r-- 1 mcc users 6.8K Apr 12 23:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Apr 12 23:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Apr 12 23:06 CTLFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 12 23:06 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 02:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 13 02:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 00:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 104K Apr 13 00:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 195K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-020-LTLFireability-00
FORMULA_NAME BART-COL-020-LTLFireability-01
FORMULA_NAME BART-COL-020-LTLFireability-02
FORMULA_NAME BART-COL-020-LTLFireability-03
FORMULA_NAME BART-COL-020-LTLFireability-04
FORMULA_NAME BART-COL-020-LTLFireability-05
FORMULA_NAME BART-COL-020-LTLFireability-06
FORMULA_NAME BART-COL-020-LTLFireability-07
FORMULA_NAME BART-COL-020-LTLFireability-08
FORMULA_NAME BART-COL-020-LTLFireability-09
FORMULA_NAME BART-COL-020-LTLFireability-10
FORMULA_NAME BART-COL-020-LTLFireability-11
FORMULA_NAME BART-COL-020-LTLFireability-12
FORMULA_NAME BART-COL-020-LTLFireability-13
FORMULA_NAME BART-COL-020-LTLFireability-14
FORMULA_NAME BART-COL-020-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717154785243
FORMULA BART-COL-020-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-020-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-020-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-020-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-020-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-020-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717155664728
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/CNST) for 63 BART-COL-020-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/CNST) for BART-COL-020-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/EQUN) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for BART-COL-020-LTLFireability-10 (obsolete)
[[35mlola[0m][I] Places: 15293, Transitions: 6460
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/EQUN) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] Rule S: 2420 transitions removed,12381 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-11: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type CNST) for 63 BART-COL-020-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 66 (type CNST) for BART-COL-020-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 45 BART-COL-020-LTLFireability-11
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 45 BART-COL-020-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 45 BART-COL-020-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for BART-COL-020-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 83 (type FNDP) for BART-COL-020-LTLFireability-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for BART-COL-020-LTLFireability-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for BART-COL-020-LTLFireability-11
[[35mlola[0m][I] result : unknown
[*** LOG ERROR #0001 ***] [2024-05-31 11:26:34] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for BART-COL-020-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BART-COL-020-LTLFireability-03
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for BART-COL-020-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 88
[[35mlola[0m][I] fired transitions : 89
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 BART-COL-020-LTLFireability-15
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for BART-COL-020-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 313
[[35mlola[0m][I] fired transitions : 313
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BART-COL-020-LTLFireability-08
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for BART-COL-020-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 721
[[35mlola[0m][I] fired transitions : 720
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BART-COL-020-LTLFireability-09
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for BART-COL-020-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 485
[[35mlola[0m][I] fired transitions : 485
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 BART-COL-020-LTLFireability-07
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for BART-COL-020-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 445
[[35mlola[0m][I] fired transitions : 445
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type FNDP) for 18 BART-COL-020-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 18 BART-COL-020-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 BART-COL-020-LTLFireability-14
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 91 (type FNDP) for BART-COL-020-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 92 (type EQUN) for BART-COL-020-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for BART-COL-020-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2881
[[35mlola[0m][I] fired transitions : 2880
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 63 BART-COL-020-LTLFireability-13
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for BART-COL-020-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 797
[[35mlola[0m][I] fired transitions : 797
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 56 BART-COL-020-LTLFireability-12
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for BART-COL-020-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 721
[[35mlola[0m][I] fired transitions : 720
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BART-COL-020-LTLFireability-05
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BART-COL-020-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 444
[[35mlola[0m][I] fired transitions : 444
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BART-COL-020-LTLFireability-02
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 2/396 1/2000 BART-COL-020-LTLFireability-02 15934 m, 3186 m/sec, 20460 t fired, .
[[35mlola[0m][.] 98 EF STEQ 2/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 7/396 1/2000 BART-COL-020-LTLFireability-02 47318 m, 6276 m/sec, 67936 t fired, .
[[35mlola[0m][.] 98 EF STEQ 7/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 12/396 1/2000 BART-COL-020-LTLFireability-02 81326 m, 6801 m/sec, 114863 t fired, .
[[35mlola[0m][.] 98 EF STEQ 12/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 17/396 2/2000 BART-COL-020-LTLFireability-02 113995 m, 6533 m/sec, 160531 t fired, .
[[35mlola[0m][.] 98 EF STEQ 17/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 22/396 2/2000 BART-COL-020-LTLFireability-02 146745 m, 6550 m/sec, 206523 t fired, .
[[35mlola[0m][.] 98 EF STEQ 22/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 57
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 6 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 27/509 2/2000 BART-COL-020-LTLFireability-02 182397 m, 7130 m/sec, 256049 t fired, .
[[35mlola[0m][.] 98 EF STEQ 27/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 1 0 6 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 32/509 3/2000 BART-COL-020-LTLFireability-02 219517 m, 7424 m/sec, 308016 t fired, .
[[35mlola[0m][.] 98 EF STEQ 32/3567 0/5 BART-COL-020-LTLFireability-10 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for BART-COL-020-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 37/509 3/2000 BART-COL-020-LTLFireability-02 257430 m, 7582 m/sec, 365994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 42/509 3/2000 BART-COL-020-LTLFireability-02 296018 m, 7717 m/sec, 423642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 47/509 4/2000 BART-COL-020-LTLFireability-02 336580 m, 8112 m/sec, 481834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 52/509 4/2000 BART-COL-020-LTLFireability-02 376558 m, 7995 m/sec, 540551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 57/509 5/2000 BART-COL-020-LTLFireability-02 416290 m, 7946 m/sec, 599475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 62/509 5/2000 BART-COL-020-LTLFireability-02 454759 m, 7693 m/sec, 663123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 67/509 5/2000 BART-COL-020-LTLFireability-02 494337 m, 7915 m/sec, 724366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 72/509 5/2000 BART-COL-020-LTLFireability-02 533829 m, 7898 m/sec, 785601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 77/509 6/2000 BART-COL-020-LTLFireability-02 573045 m, 7843 m/sec, 846401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 82/509 6/2000 BART-COL-020-LTLFireability-02 611431 m, 7677 m/sec, 911270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 87/509 6/2000 BART-COL-020-LTLFireability-02 649290 m, 7571 m/sec, 974728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 92/509 7/2000 BART-COL-020-LTLFireability-02 688480 m, 7838 m/sec, 1039081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 97/509 7/2000 BART-COL-020-LTLFireability-02 726561 m, 7616 m/sec, 1101708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 102/509 7/2000 BART-COL-020-LTLFireability-02 764246 m, 7537 m/sec, 1169477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 107/509 8/2000 BART-COL-020-LTLFireability-02 802096 m, 7570 m/sec, 1236243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 112/509 8/2000 BART-COL-020-LTLFireability-02 840457 m, 7672 m/sec, 1303647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 117/509 8/2000 BART-COL-020-LTLFireability-02 878718 m, 7652 m/sec, 1370653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 122/509 9/2000 BART-COL-020-LTLFireability-02 917037 m, 7663 m/sec, 1439466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 127/509 9/2000 BART-COL-020-LTLFireability-02 953518 m, 7296 m/sec, 1512270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 132/509 9/2000 BART-COL-020-LTLFireability-02 991863 m, 7669 m/sec, 1583853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 137/509 10/2000 BART-COL-020-LTLFireability-02 1029058 m, 7439 m/sec, 1654680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 142/509 10/2000 BART-COL-020-LTLFireability-02 1066255 m, 7439 m/sec, 1729861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 147/509 11/2000 BART-COL-020-LTLFireability-02 1102897 m, 7328 m/sec, 1805003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 152/509 11/2000 BART-COL-020-LTLFireability-02 1139503 m, 7321 m/sec, 1880110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 157/509 11/2000 BART-COL-020-LTLFireability-02 1176485 m, 7396 m/sec, 1955543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 162/509 12/2000 BART-COL-020-LTLFireability-02 1212649 m, 7232 m/sec, 2035910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 167/509 12/2000 BART-COL-020-LTLFireability-02 1248467 m, 7163 m/sec, 2114148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 172/509 12/2000 BART-COL-020-LTLFireability-02 1283491 m, 7004 m/sec, 2193131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 177/509 13/2000 BART-COL-020-LTLFireability-02 1318828 m, 7067 m/sec, 2274878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 182/509 13/2000 BART-COL-020-LTLFireability-02 1352643 m, 6763 m/sec, 2357084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 187/509 13/2000 BART-COL-020-LTLFireability-02 1386797 m, 6830 m/sec, 2439923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 192/509 13/2000 BART-COL-020-LTLFireability-02 1421274 m, 6895 m/sec, 2523087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 197/509 14/2000 BART-COL-020-LTLFireability-02 1454685 m, 6682 m/sec, 2612698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 202/509 14/2000 BART-COL-020-LTLFireability-02 1488484 m, 6759 m/sec, 2703065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 207/509 14/2000 BART-COL-020-LTLFireability-02 1522387 m, 6780 m/sec, 2793537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 212/509 15/2000 BART-COL-020-LTLFireability-02 1554812 m, 6485 m/sec, 2891221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 217/509 15/2000 BART-COL-020-LTLFireability-02 1587881 m, 6613 m/sec, 2987619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 222/509 15/2000 BART-COL-020-LTLFireability-02 1620719 m, 6567 m/sec, 3085359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 227/509 16/2000 BART-COL-020-LTLFireability-02 1651850 m, 6226 m/sec, 3192841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 232/509 16/2000 BART-COL-020-LTLFireability-02 1683035 m, 6237 m/sec, 3298086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 237/509 16/2000 BART-COL-020-LTLFireability-02 1713208 m, 6034 m/sec, 3406339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 242/509 16/2000 BART-COL-020-LTLFireability-02 1742335 m, 5825 m/sec, 3516280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 247/509 17/2000 BART-COL-020-LTLFireability-02 1771205 m, 5774 m/sec, 3627593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 252/509 17/2000 BART-COL-020-LTLFireability-02 1798086 m, 5376 m/sec, 3748153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 257/509 17/2000 BART-COL-020-LTLFireability-02 1825126 m, 5408 m/sec, 3870566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 262/509 17/2000 BART-COL-020-LTLFireability-02 1850941 m, 5163 m/sec, 4003214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 267/509 17/2000 BART-COL-020-LTLFireability-02 1876378 m, 5087 m/sec, 4140246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 272/509 18/2000 BART-COL-020-LTLFireability-02 1900082 m, 4740 m/sec, 4289831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 277/509 18/2000 BART-COL-020-LTLFireability-02 1922796 m, 4542 m/sec, 4445310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 282/509 18/2000 BART-COL-020-LTLFireability-02 1942248 m, 3890 m/sec, 4617854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 287/509 18/2000 BART-COL-020-LTLFireability-02 1959527 m, 3455 m/sec, 4792489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 292/509 18/2000 BART-COL-020-LTLFireability-02 1972877 m, 2670 m/sec, 4982291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 297/509 18/2000 BART-COL-020-LTLFireability-02 1981642 m, 1753 m/sec, 5200360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 2 0 0 7 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 302/509 18/2000 BART-COL-020-LTLFireability-02 1985424 m, 756 m/sec, 5457337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BART-COL-020-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1985601
[[35mlola[0m][I] fired transitions : 5519420
[[35mlola[0m][I] time used : 303
[[35mlola[0m][I] memory pages used : 18
[[35mlola[0m][I] LAUNCH task # 95 (type EXCL) for 34 BART-COL-020-LTLFireability-10
[[35mlola[0m][I] time limit : 544 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 95 (type EXCL) for BART-COL-020-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BART-COL-020-LTLFireability-00
[[35mlola[0m][I] time limit : 652 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 3/652 1/2000 BART-COL-020-LTLFireability-00 73354 m, 14670 m/sec, 142111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 8/652 3/2000 BART-COL-020-LTLFireability-00 168426 m, 19014 m/sec, 341776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 13/652 4/2000 BART-COL-020-LTLFireability-00 263132 m, 18941 m/sec, 539997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 18/652 5/2000 BART-COL-020-LTLFireability-00 359755 m, 19324 m/sec, 733738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 23/652 7/2000 BART-COL-020-LTLFireability-00 470949 m, 22238 m/sec, 920132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 28/652 9/2000 BART-COL-020-LTLFireability-00 579950 m, 21800 m/sec, 1106559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 33/652 11/2000 BART-COL-020-LTLFireability-00 687978 m, 21605 m/sec, 1293535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 38/652 13/2000 BART-COL-020-LTLFireability-00 795584 m, 21521 m/sec, 1481075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 43/652 15/2000 BART-COL-020-LTLFireability-00 903524 m, 21588 m/sec, 1667721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 48/652 17/2000 BART-COL-020-LTLFireability-00 1010952 m, 21485 m/sec, 1856162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 53/652 19/2000 BART-COL-020-LTLFireability-00 1118237 m, 21457 m/sec, 2044720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 58/652 21/2000 BART-COL-020-LTLFireability-00 1224141 m, 21180 m/sec, 2232978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 63/652 23/2000 BART-COL-020-LTLFireability-00 1330674 m, 21306 m/sec, 2420785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 68/652 25/2000 BART-COL-020-LTLFireability-00 1437537 m, 21372 m/sec, 2608045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 73/652 27/2000 BART-COL-020-LTLFireability-00 1544390 m, 21370 m/sec, 2795222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 78/652 29/2000 BART-COL-020-LTLFireability-00 1649759 m, 21073 m/sec, 2982963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 83/652 31/2000 BART-COL-020-LTLFireability-00 1755262 m, 21100 m/sec, 3169992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 88/652 32/2000 BART-COL-020-LTLFireability-00 1860512 m, 21050 m/sec, 3357549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 93/652 34/2000 BART-COL-020-LTLFireability-00 1966192 m, 21136 m/sec, 3545630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 98/652 36/2000 BART-COL-020-LTLFireability-00 2070903 m, 20942 m/sec, 3733528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 103/652 38/2000 BART-COL-020-LTLFireability-00 2175774 m, 20974 m/sec, 3921234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 108/652 40/2000 BART-COL-020-LTLFireability-00 2280192 m, 20883 m/sec, 4109609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 113/652 42/2000 BART-COL-020-LTLFireability-00 2385278 m, 21017 m/sec, 4297602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 118/652 44/2000 BART-COL-020-LTLFireability-00 2491446 m, 21233 m/sec, 4485363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 123/652 46/2000 BART-COL-020-LTLFireability-00 2595712 m, 20853 m/sec, 4671986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 128/652 47/2000 BART-COL-020-LTLFireability-00 2700036 m, 20864 m/sec, 4859930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 133/652 49/2000 BART-COL-020-LTLFireability-00 2803866 m, 20766 m/sec, 5048197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 138/652 51/2000 BART-COL-020-LTLFireability-00 2908311 m, 20889 m/sec, 5235550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 143/652 53/2000 BART-COL-020-LTLFireability-00 3011753 m, 20688 m/sec, 5423628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 148/652 54/2000 BART-COL-020-LTLFireability-00 3116145 m, 20878 m/sec, 5611453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 153/652 56/2000 BART-COL-020-LTLFireability-00 3219114 m, 20593 m/sec, 5804234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 158/652 58/2000 BART-COL-020-LTLFireability-00 3318161 m, 19809 m/sec, 5999937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 163/652 60/2000 BART-COL-020-LTLFireability-00 3423200 m, 21007 m/sec, 6188535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 168/652 62/2000 BART-COL-020-LTLFireability-00 3528937 m, 21147 m/sec, 6377256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 173/652 64/2000 BART-COL-020-LTLFireability-00 3633832 m, 20979 m/sec, 6566548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 178/652 66/2000 BART-COL-020-LTLFireability-00 3739036 m, 21040 m/sec, 6755221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 183/652 67/2000 BART-COL-020-LTLFireability-00 3842936 m, 20780 m/sec, 6943161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 188/652 69/2000 BART-COL-020-LTLFireability-00 3945695 m, 20551 m/sec, 7131814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 193/652 71/2000 BART-COL-020-LTLFireability-00 4050550 m, 20971 m/sec, 7319461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 198/652 73/2000 BART-COL-020-LTLFireability-00 4155138 m, 20917 m/sec, 7507991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 203/652 74/2000 BART-COL-020-LTLFireability-00 4257180 m, 20408 m/sec, 7700033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 208/652 76/2000 BART-COL-020-LTLFireability-00 4361160 m, 20796 m/sec, 7890170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 213/652 78/2000 BART-COL-020-LTLFireability-00 4465903 m, 20948 m/sec, 8079164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 218/652 80/2000 BART-COL-020-LTLFireability-00 4572031 m, 21225 m/sec, 8267874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 223/652 82/2000 BART-COL-020-LTLFireability-00 4675845 m, 20762 m/sec, 8456409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 228/652 84/2000 BART-COL-020-LTLFireability-00 4779390 m, 20709 m/sec, 8645127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 233/652 86/2000 BART-COL-020-LTLFireability-00 4883562 m, 20834 m/sec, 8833506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 238/652 88/2000 BART-COL-020-LTLFireability-00 4986127 m, 20513 m/sec, 9023116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 243/652 90/2000 BART-COL-020-LTLFireability-00 5088861 m, 20546 m/sec, 9215009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 248/652 92/2000 BART-COL-020-LTLFireability-00 5192999 m, 20827 m/sec, 9404272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 253/652 94/2000 BART-COL-020-LTLFireability-00 5297607 m, 20921 m/sec, 9592793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 258/652 95/2000 BART-COL-020-LTLFireability-00 5402701 m, 21018 m/sec, 9780052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 263/652 97/2000 BART-COL-020-LTLFireability-00 5507405 m, 20940 m/sec, 9968555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 268/652 99/2000 BART-COL-020-LTLFireability-00 5611211 m, 20761 m/sec, 10157279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 273/652 101/2000 BART-COL-020-LTLFireability-00 5715336 m, 20825 m/sec, 10346334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 278/652 103/2000 BART-COL-020-LTLFireability-00 5818106 m, 20554 m/sec, 10536241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 283/652 105/2000 BART-COL-020-LTLFireability-00 5922024 m, 20783 m/sec, 10727268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 288/652 106/2000 BART-COL-020-LTLFireability-00 6025531 m, 20701 m/sec, 10916284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 293/652 108/2000 BART-COL-020-LTLFireability-00 6128786 m, 20651 m/sec, 11106151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 298/652 110/2000 BART-COL-020-LTLFireability-00 6233116 m, 20866 m/sec, 11294352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 303/652 112/2000 BART-COL-020-LTLFireability-00 6336037 m, 20584 m/sec, 11483481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 308/652 113/2000 BART-COL-020-LTLFireability-00 6438911 m, 20574 m/sec, 11672217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 313/652 115/2000 BART-COL-020-LTLFireability-00 6543161 m, 20850 m/sec, 11860256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 318/652 117/2000 BART-COL-020-LTLFireability-00 6647657 m, 20899 m/sec, 12048317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 323/652 119/2000 BART-COL-020-LTLFireability-00 6749914 m, 20451 m/sec, 12237587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 328/652 121/2000 BART-COL-020-LTLFireability-00 6852796 m, 20576 m/sec, 12427270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 333/652 122/2000 BART-COL-020-LTLFireability-00 6956003 m, 20641 m/sec, 12616284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 338/652 124/2000 BART-COL-020-LTLFireability-00 7058936 m, 20586 m/sec, 12806451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 343/652 126/2000 BART-COL-020-LTLFireability-00 7162089 m, 20630 m/sec, 12995316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 348/652 128/2000 BART-COL-020-LTLFireability-00 7264221 m, 20426 m/sec, 13184610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 353/652 130/2000 BART-COL-020-LTLFireability-00 7366213 m, 20398 m/sec, 13373477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 358/652 131/2000 BART-COL-020-LTLFireability-00 7468639 m, 20485 m/sec, 13562511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 363/652 133/2000 BART-COL-020-LTLFireability-00 7572336 m, 20739 m/sec, 13751032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 368/652 135/2000 BART-COL-020-LTLFireability-00 7675673 m, 20667 m/sec, 13939552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 373/652 137/2000 BART-COL-020-LTLFireability-00 7778901 m, 20645 m/sec, 14128121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 378/652 139/2000 BART-COL-020-LTLFireability-00 7881300 m, 20479 m/sec, 14316589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 383/652 141/2000 BART-COL-020-LTLFireability-00 7985092 m, 20758 m/sec, 14504945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 388/652 142/2000 BART-COL-020-LTLFireability-00 8087662 m, 20514 m/sec, 14693824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 393/652 144/2000 BART-COL-020-LTLFireability-00 8191270 m, 20721 m/sec, 14882024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 398/652 146/2000 BART-COL-020-LTLFireability-00 8293427 m, 20431 m/sec, 15070491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 403/652 148/2000 BART-COL-020-LTLFireability-00 8396222 m, 20559 m/sec, 15258800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 408/652 149/2000 BART-COL-020-LTLFireability-00 8498422 m, 20440 m/sec, 15446141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 413/652 151/2000 BART-COL-020-LTLFireability-00 8601466 m, 20608 m/sec, 15635058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 418/652 153/2000 BART-COL-020-LTLFireability-00 8703630 m, 20432 m/sec, 15823824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 423/652 155/2000 BART-COL-020-LTLFireability-00 8806680 m, 20610 m/sec, 16011590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 428/652 156/2000 BART-COL-020-LTLFireability-00 8909456 m, 20555 m/sec, 16200375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 433/652 158/2000 BART-COL-020-LTLFireability-00 9011949 m, 20498 m/sec, 16389264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 438/652 160/2000 BART-COL-020-LTLFireability-00 9115542 m, 20718 m/sec, 16577927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 443/652 162/2000 BART-COL-020-LTLFireability-00 9217986 m, 20488 m/sec, 16765843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 448/652 163/2000 BART-COL-020-LTLFireability-00 9319086 m, 20220 m/sec, 16955068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 453/652 165/2000 BART-COL-020-LTLFireability-00 9421336 m, 20450 m/sec, 17144431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 458/652 167/2000 BART-COL-020-LTLFireability-00 9524244 m, 20581 m/sec, 17333375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 463/652 169/2000 BART-COL-020-LTLFireability-00 9626705 m, 20492 m/sec, 17521678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 468/652 170/2000 BART-COL-020-LTLFireability-00 9729334 m, 20525 m/sec, 17709755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 473/652 172/2000 BART-COL-020-LTLFireability-00 9831317 m, 20396 m/sec, 17897745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 478/652 174/2000 BART-COL-020-LTLFireability-00 9933657 m, 20468 m/sec, 18084029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 483/652 175/2000 BART-COL-020-LTLFireability-00 10036399 m, 20548 m/sec, 18267657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 488/652 177/2000 BART-COL-020-LTLFireability-00 10138015 m, 20323 m/sec, 18454028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 493/652 178/2000 BART-COL-020-LTLFireability-00 10239679 m, 20332 m/sec, 18641053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 498/652 180/2000 BART-COL-020-LTLFireability-00 10341686 m, 20401 m/sec, 18828409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 503/652 182/2000 BART-COL-020-LTLFireability-00 10443106 m, 20284 m/sec, 19016244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 508/652 183/2000 BART-COL-020-LTLFireability-00 10544491 m, 20277 m/sec, 19204936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 513/652 185/2000 BART-COL-020-LTLFireability-00 10646461 m, 20394 m/sec, 19392438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 518/652 187/2000 BART-COL-020-LTLFireability-00 10747656 m, 20239 m/sec, 19579031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 523/652 189/2000 BART-COL-020-LTLFireability-00 10849630 m, 20394 m/sec, 19765464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 528/652 190/2000 BART-COL-020-LTLFireability-00 10951106 m, 20295 m/sec, 19952561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 533/652 192/2000 BART-COL-020-LTLFireability-00 11031440 m, 16066 m/sec, 20099347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-020-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-020-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-020-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-10: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] BART-COL-020-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 538/652 193/2000 BART-COL-020-LTLFireability-00 11124292 m, 18570 m/sec, 20271788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-020"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-020, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168700404"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-020.tgz
mv BART-COL-020 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;