About the Execution of LoLA for BART-COL-010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
13669.195 | 1096180.00 | 1146195.00 | 3682.20 | TFFF?FTFFTFT?F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168700396.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168700396
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 656K
-rw-r--r-- 1 mcc users 8.5K Apr 12 22:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 12 22:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Apr 12 21:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 21:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 23:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Apr 12 23:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Apr 12 22:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 12 22:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 189K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-010-LTLFireability-00
FORMULA_NAME BART-COL-010-LTLFireability-01
FORMULA_NAME BART-COL-010-LTLFireability-02
FORMULA_NAME BART-COL-010-LTLFireability-03
FORMULA_NAME BART-COL-010-LTLFireability-04
FORMULA_NAME BART-COL-010-LTLFireability-05
FORMULA_NAME BART-COL-010-LTLFireability-06
FORMULA_NAME BART-COL-010-LTLFireability-07
FORMULA_NAME BART-COL-010-LTLFireability-08
FORMULA_NAME BART-COL-010-LTLFireability-09
FORMULA_NAME BART-COL-010-LTLFireability-10
FORMULA_NAME BART-COL-010-LTLFireability-11
FORMULA_NAME BART-COL-010-LTLFireability-12
FORMULA_NAME BART-COL-010-LTLFireability-13
FORMULA_NAME BART-COL-010-LTLFireability-14
FORMULA_NAME BART-COL-010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717153064407
FORMULA BART-COL-010-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-010-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mBART-COL-010-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mBART-COL-010-LTLFireability-04: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-07: CONJ false state space /ER[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mBART-COL-010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mBART-COL-010-LTLFireability-12: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mBART-COL-010-LTLFireability-14: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mBART-COL-010-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1096 secs. Pages in use: 488
BK_STOP 1717154160587
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/FNDP) for 23 BART-COL-010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/EQUN) for 23 BART-COL-010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 23 BART-COL-010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/CNST) for 6 BART-COL-010-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/CNST) for 6 BART-COL-010-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/CNST) for BART-COL-010-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/CNST) for BART-COL-010-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/FNDP) for BART-COL-010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for BART-COL-010-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type SRCH) for BART-COL-010-LTLFireability-05 (obsolete)
[[35mlola[0m][I] Places: 12833, Transitions: 3230
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/EQUN) for BART-COL-010-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 BART-COL-010-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 6 BART-COL-010-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for BART-COL-010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 13 (type CNST) for BART-COL-010-LTLFireability-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BART-COL-010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 1210 transitions removed,11241 places removed
[*** LOG ERROR #0001 ***] [2024-05-31 10:57:46] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-05: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 BART-COL-010-LTLFireability-06
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for BART-COL-010-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 721
[[35mlola[0m][I] fired transitions : 720
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 33 BART-COL-010-LTLFireability-07
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for BART-COL-010-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 721
[[35mlola[0m][I] fired transitions : 720
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BART-COL-010-LTLFireability-08
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for BART-COL-010-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 86
[[35mlola[0m][I] fired transitions : 86
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 BART-COL-010-LTLFireability-12
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 33 BART-COL-010-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-05: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 0/224 1/2000 BART-COL-010-LTLFireability-12 13963 m, 2792 m/sec, 17363 t fired, .
[[35mlola[0m][.] 75 EF STEQ 0/3590 0/5 BART-COL-010-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 23 BART-COL-010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 23 BART-COL-010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for BART-COL-010-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for BART-COL-010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/276 4/2000 BART-COL-010-LTLFireability-12 318815 m, 60970 m/sec, 402765 t fired, .
[[35mlola[0m][.] 75 EF STEQ 5/3590 0/5 BART-COL-010-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/276 7/2000 BART-COL-010-LTLFireability-12 623544 m, 60945 m/sec, 772582 t fired, .
[[35mlola[0m][.] 75 EF STEQ 10/3590 0/5 BART-COL-010-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for BART-COL-010-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/276 10/2000 BART-COL-010-LTLFireability-12 937388 m, 62768 m/sec, 1142096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/276 13/2000 BART-COL-010-LTLFireability-12 1250567 m, 62635 m/sec, 1522264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 25/276 16/2000 BART-COL-010-LTLFireability-12 1560021 m, 61890 m/sec, 1905917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 36
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 30/299 19/2000 BART-COL-010-LTLFireability-12 1887574 m, 65510 m/sec, 2312161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 35/299 23/2000 BART-COL-010-LTLFireability-12 2221794 m, 66844 m/sec, 2718180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 40/299 26/2000 BART-COL-010-LTLFireability-12 2557285 m, 67098 m/sec, 3124031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 45/299 29/2000 BART-COL-010-LTLFireability-12 2892495 m, 67042 m/sec, 3527415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 50/299 33/2000 BART-COL-010-LTLFireability-12 3224020 m, 66305 m/sec, 3930376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 55/299 36/2000 BART-COL-010-LTLFireability-12 3551380 m, 65472 m/sec, 4329051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 60/299 39/2000 BART-COL-010-LTLFireability-12 3879113 m, 65546 m/sec, 4728424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 65/299 42/2000 BART-COL-010-LTLFireability-12 4204840 m, 65145 m/sec, 5125922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 70/299 45/2000 BART-COL-010-LTLFireability-12 4531715 m, 65375 m/sec, 5524675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 75/299 48/2000 BART-COL-010-LTLFireability-12 4854363 m, 64529 m/sec, 5918662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 80/299 52/2000 BART-COL-010-LTLFireability-12 5177637 m, 64654 m/sec, 6314688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 85/299 55/2000 BART-COL-010-LTLFireability-12 5497296 m, 63931 m/sec, 6706998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 90/299 58/2000 BART-COL-010-LTLFireability-12 5816247 m, 63790 m/sec, 7098477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 95/299 61/2000 BART-COL-010-LTLFireability-12 6132880 m, 63326 m/sec, 7487726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 100/299 64/2000 BART-COL-010-LTLFireability-12 6447608 m, 62945 m/sec, 7875197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 105/299 67/2000 BART-COL-010-LTLFireability-12 6760129 m, 62504 m/sec, 8259716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 110/299 70/2000 BART-COL-010-LTLFireability-12 7078072 m, 63588 m/sec, 8661341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 115/299 74/2000 BART-COL-010-LTLFireability-12 7408364 m, 66058 m/sec, 9078496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 120/299 77/2000 BART-COL-010-LTLFireability-12 7747530 m, 67833 m/sec, 9477029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 125/299 80/2000 BART-COL-010-LTLFireability-12 8085943 m, 67682 m/sec, 9884691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 130/299 83/2000 BART-COL-010-LTLFireability-12 8415917 m, 65994 m/sec, 10293704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 135/299 87/2000 BART-COL-010-LTLFireability-12 8745064 m, 65829 m/sec, 10701943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 140/299 90/2000 BART-COL-010-LTLFireability-12 9075002 m, 65987 m/sec, 11103502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 145/299 93/2000 BART-COL-010-LTLFireability-12 9395531 m, 64105 m/sec, 11491240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 150/299 96/2000 BART-COL-010-LTLFireability-12 9727528 m, 66399 m/sec, 11890872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 155/299 99/2000 BART-COL-010-LTLFireability-12 10056559 m, 65806 m/sec, 12290372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 160/299 103/2000 BART-COL-010-LTLFireability-12 10384002 m, 65488 m/sec, 12688956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 165/299 106/2000 BART-COL-010-LTLFireability-12 10710993 m, 65398 m/sec, 13087500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 170/299 109/2000 BART-COL-010-LTLFireability-12 11036690 m, 65139 m/sec, 13484843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 175/299 112/2000 BART-COL-010-LTLFireability-12 11361973 m, 65056 m/sec, 13881690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 180/299 115/2000 BART-COL-010-LTLFireability-12 11684378 m, 64481 m/sec, 14275319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 185/299 118/2000 BART-COL-010-LTLFireability-12 12002684 m, 63661 m/sec, 14664975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 190/299 121/2000 BART-COL-010-LTLFireability-12 12318972 m, 63257 m/sec, 15053083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 195/299 124/2000 BART-COL-010-LTLFireability-12 12634567 m, 63119 m/sec, 15440488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 200/299 128/2000 BART-COL-010-LTLFireability-12 12947798 m, 62646 m/sec, 15825291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 205/299 131/2000 BART-COL-010-LTLFireability-12 13259116 m, 62263 m/sec, 16208625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 210/299 134/2000 BART-COL-010-LTLFireability-12 13568654 m, 61907 m/sec, 16589433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 215/299 137/2000 BART-COL-010-LTLFireability-12 13877915 m, 61852 m/sec, 16975091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 220/299 140/2000 BART-COL-010-LTLFireability-12 14205824 m, 65581 m/sec, 17401437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 225/299 143/2000 BART-COL-010-LTLFireability-12 14548523 m, 68539 m/sec, 17804164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 230/299 147/2000 BART-COL-010-LTLFireability-12 14885048 m, 67305 m/sec, 18205632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 235/299 150/2000 BART-COL-010-LTLFireability-12 15214464 m, 65883 m/sec, 18613486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 240/299 153/2000 BART-COL-010-LTLFireability-12 15538725 m, 64852 m/sec, 19015574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 245/299 156/2000 BART-COL-010-LTLFireability-12 15865514 m, 65357 m/sec, 19415615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 250/299 159/2000 BART-COL-010-LTLFireability-12 16193936 m, 65684 m/sec, 19812768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 255/299 163/2000 BART-COL-010-LTLFireability-12 16524095 m, 66031 m/sec, 20211112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 260/299 166/2000 BART-COL-010-LTLFireability-12 16850991 m, 65379 m/sec, 20606668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 265/299 169/2000 BART-COL-010-LTLFireability-12 17176670 m, 65135 m/sec, 21003055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 270/299 172/2000 BART-COL-010-LTLFireability-12 17498793 m, 64424 m/sec, 21395515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 275/299 175/2000 BART-COL-010-LTLFireability-12 17821184 m, 64478 m/sec, 21788767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 280/299 178/2000 BART-COL-010-LTLFireability-12 18141298 m, 64022 m/sec, 22179260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 285/299 182/2000 BART-COL-010-LTLFireability-12 18460684 m, 63877 m/sec, 22569204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 290/299 185/2000 BART-COL-010-LTLFireability-12 18777621 m, 63387 m/sec, 22956701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 295/299 188/2000 BART-COL-010-LTLFireability-12 19094637 m, 63403 m/sec, 23345666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for BART-COL-010-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 BART-COL-010-LTLFireability-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 BART-COL-010-LTLFireability-12
[[35mlola[0m][I] time limit : 3290 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/3290 4/5 BART-COL-010-LTLFireability-12 312339 m, -3756459 m/sec, 394740 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 5/299 4/2000 BART-COL-010-LTLFireability-14 201417 m, 40283 m/sec, 261363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 53 (type EXCL) for BART-COL-010-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/274 7/2000 BART-COL-010-LTLFireability-14 414182 m, 42553 m/sec, 537602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/299 11/2000 BART-COL-010-LTLFireability-14 633739 m, 43911 m/sec, 819468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/299 15/2000 BART-COL-010-LTLFireability-14 851458 m, 43543 m/sec, 1104597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/299 18/2000 BART-COL-010-LTLFireability-14 1067935 m, 43295 m/sec, 1389963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/299 22/2000 BART-COL-010-LTLFireability-14 1285781 m, 43569 m/sec, 1673926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/299 26/2000 BART-COL-010-LTLFireability-14 1500449 m, 42933 m/sec, 1957853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/299 30/2000 BART-COL-010-LTLFireability-14 1716706 m, 43251 m/sec, 2239705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/299 32/2000 BART-COL-010-LTLFireability-14 1921062 m, 40871 m/sec, 2507261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/299 35/2000 BART-COL-010-LTLFireability-14 2124761 m, 40739 m/sec, 2775031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/299 37/2000 BART-COL-010-LTLFireability-14 2329967 m, 41041 m/sec, 3043891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/299 40/2000 BART-COL-010-LTLFireability-14 2524775 m, 38961 m/sec, 3304952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/299 42/2000 BART-COL-010-LTLFireability-14 2731002 m, 41245 m/sec, 3572817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/299 45/2000 BART-COL-010-LTLFireability-14 2937201 m, 41239 m/sec, 3839686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/299 47/2000 BART-COL-010-LTLFireability-14 3135901 m, 39740 m/sec, 4100878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/299 49/2000 BART-COL-010-LTLFireability-14 3337673 m, 40354 m/sec, 4361707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/299 51/2000 BART-COL-010-LTLFireability-14 3540974 m, 40660 m/sec, 4626873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/299 54/2000 BART-COL-010-LTLFireability-14 3744778 m, 40760 m/sec, 4896674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/299 56/2000 BART-COL-010-LTLFireability-14 3949563 m, 40957 m/sec, 5166070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/299 59/2000 BART-COL-010-LTLFireability-14 4154908 m, 41069 m/sec, 5434750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/299 61/2000 BART-COL-010-LTLFireability-14 4360645 m, 41147 m/sec, 5699880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/299 63/2000 BART-COL-010-LTLFireability-14 4563654 m, 40601 m/sec, 5966198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/299 66/2000 BART-COL-010-LTLFireability-14 4767488 m, 40766 m/sec, 6230747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/299 69/2000 BART-COL-010-LTLFireability-14 4973204 m, 41143 m/sec, 6502168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/299 72/2000 BART-COL-010-LTLFireability-14 5176019 m, 40563 m/sec, 6770501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/299 74/2000 BART-COL-010-LTLFireability-14 5378282 m, 40452 m/sec, 7037880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/299 76/2000 BART-COL-010-LTLFireability-14 5582766 m, 40896 m/sec, 7305791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/299 79/2000 BART-COL-010-LTLFireability-14 5786246 m, 40696 m/sec, 7573848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/299 81/2000 BART-COL-010-LTLFireability-14 5990756 m, 40902 m/sec, 7843214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/299 84/2000 BART-COL-010-LTLFireability-14 6192252 m, 40299 m/sec, 8110008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/299 86/2000 BART-COL-010-LTLFireability-14 6396022 m, 40754 m/sec, 8380566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/299 89/2000 BART-COL-010-LTLFireability-14 6590391 m, 38873 m/sec, 8637121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/299 92/2000 BART-COL-010-LTLFireability-14 6792272 m, 40376 m/sec, 8909007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/299 94/2000 BART-COL-010-LTLFireability-14 6994753 m, 40496 m/sec, 9177436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/299 97/2000 BART-COL-010-LTLFireability-14 7197518 m, 40553 m/sec, 9444628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/299 100/2000 BART-COL-010-LTLFireability-14 7401222 m, 40740 m/sec, 9711106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/299 102/2000 BART-COL-010-LTLFireability-14 7604081 m, 40571 m/sec, 9981612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/299 105/2000 BART-COL-010-LTLFireability-14 7803578 m, 39899 m/sec, 10253718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/299 107/2000 BART-COL-010-LTLFireability-14 8007327 m, 40749 m/sec, 10517533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/299 110/2000 BART-COL-010-LTLFireability-14 8211080 m, 40750 m/sec, 10783478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/299 113/2000 BART-COL-010-LTLFireability-14 8417168 m, 41217 m/sec, 11049651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/299 115/2000 BART-COL-010-LTLFireability-14 8619245 m, 40415 m/sec, 11316828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/299 118/2000 BART-COL-010-LTLFireability-14 8822004 m, 40551 m/sec, 11581434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/299 121/2000 BART-COL-010-LTLFireability-14 9025325 m, 40664 m/sec, 11846953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/299 123/2000 BART-COL-010-LTLFireability-14 9227035 m, 40342 m/sec, 12113379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/299 125/2000 BART-COL-010-LTLFireability-14 9429973 m, 40587 m/sec, 12376744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/299 128/2000 BART-COL-010-LTLFireability-14 9633137 m, 40632 m/sec, 12639637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/299 130/2000 BART-COL-010-LTLFireability-14 9837665 m, 40905 m/sec, 12903068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/299 132/2000 BART-COL-010-LTLFireability-14 10040959 m, 40658 m/sec, 13168092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/299 134/2000 BART-COL-010-LTLFireability-14 10242104 m, 40229 m/sec, 13437048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/299 137/2000 BART-COL-010-LTLFireability-14 10442844 m, 40148 m/sec, 13704875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/299 139/2000 BART-COL-010-LTLFireability-14 10646079 m, 40647 m/sec, 13969913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/299 141/2000 BART-COL-010-LTLFireability-14 10845988 m, 39981 m/sec, 14236770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/299 143/2000 BART-COL-010-LTLFireability-14 11046735 m, 40149 m/sec, 14497895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/299 145/2000 BART-COL-010-LTLFireability-14 11249962 m, 40645 m/sec, 14760599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 280/299 147/2000 BART-COL-010-LTLFireability-14 11451040 m, 40215 m/sec, 15025194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 285/299 149/2000 BART-COL-010-LTLFireability-14 11652526 m, 40297 m/sec, 15287759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 290/299 152/2000 BART-COL-010-LTLFireability-14 11850281 m, 39551 m/sec, 15550983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 295/299 154/2000 BART-COL-010-LTLFireability-14 12051736 m, 40291 m/sec, 15817116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for BART-COL-010-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 BART-COL-010-LTLFireability-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 BART-COL-010-LTLFireability-14
[[35mlola[0m][I] time limit : 2990 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for BART-COL-010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 86
[[35mlola[0m][I] fired transitions : 86
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/299 4/5 BART-COL-010-LTLFireability-14 205985 m, -2369150 m/sec, 267684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for BART-COL-010-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 BART-COL-010-LTLFireability-11
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for BART-COL-010-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1081
[[35mlola[0m][I] fired transitions : 1080
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 BART-COL-010-LTLFireability-10
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 4/372 2/2000 BART-COL-010-LTLFireability-10 90794 m, 18158 m/sec, 156961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 9/372 3/2000 BART-COL-010-LTLFireability-10 193705 m, 20582 m/sec, 335285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 14/372 4/2000 BART-COL-010-LTLFireability-10 296611 m, 20581 m/sec, 514006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 19/372 6/2000 BART-COL-010-LTLFireability-10 399490 m, 20575 m/sec, 692584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 24/372 7/2000 BART-COL-010-LTLFireability-10 502212 m, 20544 m/sec, 871150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 29/372 8/2000 BART-COL-010-LTLFireability-10 604691 m, 20495 m/sec, 1048725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for BART-COL-010-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 684210
[[35mlola[0m][I] fired transitions : 1187247
[[35mlola[0m][I] time used : 33
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 BART-COL-010-LTLFireability-04
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 1/420 1/2000 BART-COL-010-LTLFireability-04 45977 m, 9195 m/sec, 88176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 6/420 2/2000 BART-COL-010-LTLFireability-04 230714 m, 36947 m/sec, 497419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 11/420 4/2000 BART-COL-010-LTLFireability-04 412914 m, 36440 m/sec, 906877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 16/420 6/2000 BART-COL-010-LTLFireability-04 595291 m, 36475 m/sec, 1317332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 21/420 7/2000 BART-COL-010-LTLFireability-04 776079 m, 36157 m/sec, 1725815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 26/420 9/2000 BART-COL-010-LTLFireability-04 960041 m, 36792 m/sec, 2131762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 31/420 11/2000 BART-COL-010-LTLFireability-04 1139888 m, 35969 m/sec, 2539763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 36/420 12/2000 BART-COL-010-LTLFireability-04 1318501 m, 35722 m/sec, 2946940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 41/420 14/2000 BART-COL-010-LTLFireability-04 1499689 m, 36237 m/sec, 3349906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 46/420 15/2000 BART-COL-010-LTLFireability-04 1679954 m, 36053 m/sec, 3755255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 51/420 17/2000 BART-COL-010-LTLFireability-04 1857759 m, 35561 m/sec, 4156928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 56/420 19/2000 BART-COL-010-LTLFireability-04 2049817 m, 38411 m/sec, 4470703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 61/420 21/2000 BART-COL-010-LTLFireability-04 2242868 m, 38610 m/sec, 4843901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 66/420 23/2000 BART-COL-010-LTLFireability-04 2434032 m, 38232 m/sec, 5270970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 71/420 24/2000 BART-COL-010-LTLFireability-04 2610511 m, 35295 m/sec, 5692218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 76/420 25/2000 BART-COL-010-LTLFireability-04 2769796 m, 31857 m/sec, 6092239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 81/420 27/2000 BART-COL-010-LTLFireability-04 2953075 m, 36655 m/sec, 6410254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 86/420 29/2000 BART-COL-010-LTLFireability-04 3136664 m, 36717 m/sec, 6725628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 91/420 31/2000 BART-COL-010-LTLFireability-04 3319442 m, 36555 m/sec, 7039648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 96/420 33/2000 BART-COL-010-LTLFireability-04 3500907 m, 36293 m/sec, 7351375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 101/420 35/2000 BART-COL-010-LTLFireability-04 3682105 m, 36239 m/sec, 7685001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 106/420 37/2000 BART-COL-010-LTLFireability-04 3858611 m, 35301 m/sec, 8026460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 111/420 39/2000 BART-COL-010-LTLFireability-04 4037904 m, 35858 m/sec, 8364546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 116/420 40/2000 BART-COL-010-LTLFireability-04 4215502 m, 35519 m/sec, 8701287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 121/420 42/2000 BART-COL-010-LTLFireability-04 4391712 m, 35242 m/sec, 9039037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 126/420 44/2000 BART-COL-010-LTLFireability-04 4568056 m, 35268 m/sec, 9378939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 131/420 46/2000 BART-COL-010-LTLFireability-04 4740844 m, 34557 m/sec, 9732110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 136/420 47/2000 BART-COL-010-LTLFireability-04 4911723 m, 34175 m/sec, 10083582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 141/420 49/2000 BART-COL-010-LTLFireability-04 5087563 m, 35168 m/sec, 10420446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 146/420 51/2000 BART-COL-010-LTLFireability-04 5260115 m, 34510 m/sec, 10753661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 151/420 52/2000 BART-COL-010-LTLFireability-04 5436286 m, 35234 m/sec, 11085580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 156/420 54/2000 BART-COL-010-LTLFireability-04 5609617 m, 34666 m/sec, 11415167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 161/420 56/2000 BART-COL-010-LTLFireability-04 5782609 m, 34598 m/sec, 11746472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 166/420 57/2000 BART-COL-010-LTLFireability-04 5955197 m, 34517 m/sec, 12073610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 171/420 59/2000 BART-COL-010-LTLFireability-04 6126588 m, 34278 m/sec, 12402631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 176/420 61/2000 BART-COL-010-LTLFireability-04 6298676 m, 34417 m/sec, 12728690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 181/420 63/2000 BART-COL-010-LTLFireability-04 6468824 m, 34029 m/sec, 13055499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 186/420 64/2000 BART-COL-010-LTLFireability-04 6640645 m, 34364 m/sec, 13380819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 191/420 66/2000 BART-COL-010-LTLFireability-04 6809416 m, 33754 m/sec, 13705361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 196/420 68/2000 BART-COL-010-LTLFireability-04 6980575 m, 34231 m/sec, 14029129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 201/420 69/2000 BART-COL-010-LTLFireability-04 7147682 m, 33421 m/sec, 14350960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 206/420 71/2000 BART-COL-010-LTLFireability-04 7317812 m, 34026 m/sec, 14672102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 211/420 73/2000 BART-COL-010-LTLFireability-04 7484181 m, 33273 m/sec, 14992624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 216/420 74/2000 BART-COL-010-LTLFireability-04 7653678 m, 33899 m/sec, 15312093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 221/420 76/2000 BART-COL-010-LTLFireability-04 7818745 m, 33013 m/sec, 15631077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 226/420 78/2000 BART-COL-010-LTLFireability-04 7987693 m, 33789 m/sec, 15949654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 232/420 79/2000 BART-COL-010-LTLFireability-04 8152287 m, 32918 m/sec, 16266166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 237/420 81/2000 BART-COL-010-LTLFireability-04 8319616 m, 33465 m/sec, 16582208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 242/420 83/2000 BART-COL-010-LTLFireability-04 8484177 m, 32912 m/sec, 16896139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 247/420 84/2000 BART-COL-010-LTLFireability-04 8649028 m, 32970 m/sec, 17210776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 252/420 86/2000 BART-COL-010-LTLFireability-04 8813750 m, 32944 m/sec, 17522469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 257/420 87/2000 BART-COL-010-LTLFireability-04 8977743 m, 32798 m/sec, 17836856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 262/420 89/2000 BART-COL-010-LTLFireability-04 9141389 m, 32729 m/sec, 18147266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 267/420 91/2000 BART-COL-010-LTLFireability-04 9304305 m, 32583 m/sec, 18459817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 272/420 92/2000 BART-COL-010-LTLFireability-04 9467538 m, 32646 m/sec, 18769269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 277/420 94/2000 BART-COL-010-LTLFireability-04 9629694 m, 32431 m/sec, 19080408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 282/420 95/2000 BART-COL-010-LTLFireability-04 9792230 m, 32507 m/sec, 19387922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 287/420 97/2000 BART-COL-010-LTLFireability-04 9953834 m, 32320 m/sec, 19698028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 292/420 99/2000 BART-COL-010-LTLFireability-04 10116296 m, 32492 m/sec, 20005780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 297/420 100/2000 BART-COL-010-LTLFireability-04 10277492 m, 32239 m/sec, 20314798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 302/420 102/2000 BART-COL-010-LTLFireability-04 10439030 m, 32307 m/sec, 20621040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 307/420 103/2000 BART-COL-010-LTLFireability-04 10599368 m, 32067 m/sec, 20928445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 312/420 105/2000 BART-COL-010-LTLFireability-04 10760063 m, 32139 m/sec, 21233019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 317/420 107/2000 BART-COL-010-LTLFireability-04 10919438 m, 31875 m/sec, 21538601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 322/420 108/2000 BART-COL-010-LTLFireability-04 11080873 m, 32287 m/sec, 21867294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 327/420 109/2000 BART-COL-010-LTLFireability-04 11231370 m, 30099 m/sec, 22265278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 332/420 111/2000 BART-COL-010-LTLFireability-04 11380936 m, 29913 m/sec, 22662595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 337/420 112/2000 BART-COL-010-LTLFireability-04 11529835 m, 29779 m/sec, 23058344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 342/420 113/2000 BART-COL-010-LTLFireability-04 11676053 m, 29243 m/sec, 23450264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 347/420 115/2000 BART-COL-010-LTLFireability-04 11824964 m, 29782 m/sec, 23834946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 352/420 116/2000 BART-COL-010-LTLFireability-04 11961122 m, 27231 m/sec, 24201506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 357/420 117/2000 BART-COL-010-LTLFireability-04 12102783 m, 28332 m/sec, 24584342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 362/420 118/2000 BART-COL-010-LTLFireability-04 12240893 m, 27622 m/sec, 24959291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 367/420 120/2000 BART-COL-010-LTLFireability-04 12385249 m, 28871 m/sec, 25334183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 372/420 121/2000 BART-COL-010-LTLFireability-04 12527240 m, 28398 m/sec, 25714112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 377/420 122/2000 BART-COL-010-LTLFireability-04 12676175 m, 29787 m/sec, 26063366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 382/420 124/2000 BART-COL-010-LTLFireability-04 12842367 m, 33238 m/sec, 26371206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 387/420 126/2000 BART-COL-010-LTLFireability-04 12998768 m, 31280 m/sec, 26780742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 392/420 127/2000 BART-COL-010-LTLFireability-04 13133761 m, 26998 m/sec, 27181574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 397/420 128/2000 BART-COL-010-LTLFireability-04 13299798 m, 33207 m/sec, 27618747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 402/420 129/2000 BART-COL-010-LTLFireability-04 13445918 m, 29224 m/sec, 28002869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 407/420 131/2000 BART-COL-010-LTLFireability-04 13603755 m, 31567 m/sec, 28324311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 412/420 133/2000 BART-COL-010-LTLFireability-04 13767010 m, 32651 m/sec, 28656935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 417/420 135/2000 BART-COL-010-LTLFireability-04 13931107 m, 32819 m/sec, 28991212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for BART-COL-010-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BART-COL-010-LTLFireability-01
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 BART-COL-010-LTLFireability-04
[[35mlola[0m][I] time limit : 2524 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BART-COL-010-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 171
[[35mlola[0m][I] fired transitions : 172
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/420 2/5 BART-COL-010-LTLFireability-04 188599 m, -2748501 m/sec, 403247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/420 4/5 BART-COL-010-LTLFireability-04 369039 m, 36088 m/sec, 807430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/420 5/5 BART-COL-010-LTLFireability-04 550797 m, 36351 m/sec, 1215327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 21 (type EXCL) for BART-COL-010-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-010-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BART-COL-010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BART-COL-010-LTLFireability-00
[[35mlola[0m][I] time limit : 500 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BART-COL-010-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 33 BART-COL-010-LTLFireability-07
[[35mlola[0m][I] time limit : 626 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for BART-COL-010-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 BART-COL-010-LTLFireability-15
[[35mlola[0m][I] time limit : 834 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for BART-COL-010-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 BART-COL-010-LTLFireability-03
[[35mlola[0m][I] time limit : 1252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for BART-COL-010-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 93
[[35mlola[0m][I] fired transitions : 93
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 BART-COL-010-LTLFireability-09
[[35mlola[0m][I] time limit : 2504 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for BART-COL-010-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168700396"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-010.tgz
mv BART-COL-010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;