Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168600378.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168600378
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 652K
-rw-r--r-- 1 mcc users 9.4K Apr 12 21:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 12 21:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 21:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 21:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 22:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 111K Apr 12 22:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 21:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 12 21:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 184K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-002-CTLFireability-2024-00
FORMULA_NAME BART-COL-002-CTLFireability-2024-01
FORMULA_NAME BART-COL-002-CTLFireability-2024-02
FORMULA_NAME BART-COL-002-CTLFireability-2024-03
FORMULA_NAME BART-COL-002-CTLFireability-2024-04
FORMULA_NAME BART-COL-002-CTLFireability-2024-05
FORMULA_NAME BART-COL-002-CTLFireability-2024-06
FORMULA_NAME BART-COL-002-CTLFireability-2024-07
FORMULA_NAME BART-COL-002-CTLFireability-2024-08
FORMULA_NAME BART-COL-002-CTLFireability-2024-09
FORMULA_NAME BART-COL-002-CTLFireability-2024-10
FORMULA_NAME BART-COL-002-CTLFireability-2024-11
FORMULA_NAME BART-COL-002-CTLFireability-2024-12
FORMULA_NAME BART-COL-002-CTLFireability-2024-13
FORMULA_NAME BART-COL-002-CTLFireability-2024-14
FORMULA_NAME BART-COL-002-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717148663488

FORMULA BART-COL-002-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-002-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[lola] FINAL RESULTS
[lola]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola] BART-COL-002-CTLFireability-2024-00: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-01: EXEG true state space /EXEG
[lola] BART-COL-002-CTLFireability-2024-02: INITIAL true skeleton: preprocessing
[lola] BART-COL-002-CTLFireability-2024-03: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-04: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-05: DISJ true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-06: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-07: CTL false CTL model checker
[lola] BART-COL-002-CTLFireability-2024-08: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-09: CTL false CTL model checker
[lola] BART-COL-002-CTLFireability-2024-10: EG true state space / EG
[lola] BART-COL-002-CTLFireability-2024-11: CTL true CTL model checker
[lola] BART-COL-002-CTLFireability-2024-12: CTL false CTL model checker
[lola] BART-COL-002-CTLFireability-2024-13: CTL false CTL model checker
[lola] BART-COL-002-CTLFireability-2024-14: CTL false CTL model checker
[lola] BART-COL-002-CTLFireability-2024-15: CTL true CTL model checker
[lola]
[lola] Time elapsed: 3 secs. Pages in use: 1

BK_STOP 1717148666910

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains High-Level net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading HL formula in XML format (--xmlformula)
[lola][I] reading formula from CTLFireability.xml
[lola][I] LAUNCH task # 8 (type SKEL/CNST) for 6 BART-COL-002-CTLFireability-2024-02
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 8 (type SKEL/CNST) for BART-COL-002-CTLFireability-2024-02
[lola][I] result : true
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] Places: 10865, Transitions: 646
[lola][I] Rule S: 242 transitions removed,10329 places removed
[lola][I] LAUNCH task # 38 (type EXCL) for 37 BART-COL-002-CTLFireability-2024-11
[lola][I] time limit : 189 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 56 (type EQUN) for 34 BART-COL-002-CTLFireability-2024-10
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 59 (type EQUN) for 3 BART-COL-002-CTLFireability-2024-01
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 38 (type EXCL) for BART-COL-002-CTLFireability-2024-11
[lola][I] result : true
[lola][I] markings : 925
[lola][I] fired transitions : 1141
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 55 (type EXCL) for 3 BART-COL-002-CTLFireability-2024-01
[lola][I] time limit : 199 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 55 (type EXCL) for BART-COL-002-CTLFireability-2024-01
[lola][I] result : true
[lola][I] markings : 15
[lola][I] fired transitions : 15
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 59 (type EQUN) for BART-COL-002-CTLFireability-2024-01 (obsolete)
[lola][I] LAUNCH task # 52 (type EXCL) for 34 BART-COL-002-CTLFireability-2024-10
[lola][I] time limit : 224 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 52 (type EXCL) for BART-COL-002-CTLFireability-2024-10
[lola][I] result : true
[lola][I] markings : 12
[lola][I] fired transitions : 12
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 56 (type EQUN) for BART-COL-002-CTLFireability-2024-10 (obsolete)
[lola][I] LAUNCH task # 26 (type EXCL) for 25 BART-COL-002-CTLFireability-2024-07
[lola][I] time limit : 257 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 26 (type EXCL) for BART-COL-002-CTLFireability-2024-07
[lola][I] result : false
[lola][I] markings : 508
[lola][I] fired transitions : 654
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 41 (type EXCL) for 40 BART-COL-002-CTLFireability-2024-12
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 41 (type EXCL) for BART-COL-002-CTLFireability-2024-12
[lola][I] result : false
[lola][I] markings : 17424
[lola][I] fired transitions : 82409
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 44 (type EXCL) for 43 BART-COL-002-CTLFireability-2024-13
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 44 (type EXCL) for BART-COL-002-CTLFireability-2024-13
[lola][I] result : false
[lola][I] markings : 293
[lola][I] fired transitions : 361
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 32 (type EXCL) for 31 BART-COL-002-CTLFireability-2024-09
[lola][I] time limit : 327 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 32 (type EXCL) for BART-COL-002-CTLFireability-2024-09
[lola][I] result : false
[lola][I] markings : 8437
[lola][I] fired transitions : 9923
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 29 (type EXCL) for 28 BART-COL-002-CTLFireability-2024-08
[lola][I] time limit : 359 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 29 (type EXCL) for BART-COL-002-CTLFireability-2024-08
[lola][I] result : true
[lola][I] markings : 17424
[lola][I] fired transitions : 43578
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 23 (type EXCL) for 22 BART-COL-002-CTLFireability-2024-06
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 23 (type EXCL) for BART-COL-002-CTLFireability-2024-06
[lola][I] result : true
[lola][I] markings : 17424
[lola][I] fired transitions : 85965
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 20 (type EXCL) for 15 BART-COL-002-CTLFireability-2024-05
[lola][I] time limit : 449 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 20 (type EXCL) for BART-COL-002-CTLFireability-2024-05
[lola][I] result : false
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 18 (type EXCL) for 15 BART-COL-002-CTLFireability-2024-05
[lola][I] time limit : 599 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 18 (type EXCL) for BART-COL-002-CTLFireability-2024-05
[lola][I] result : true
[lola][I] markings : 1769
[lola][I] fired transitions : 1987
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 13 (type EXCL) for 12 BART-COL-002-CTLFireability-2024-04
[lola][I] time limit : 719 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for BART-COL-002-CTLFireability-2024-04
[lola][I] result : true
[lola][I] markings : 95
[lola][I] fired transitions : 101
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 1 (type EXCL) for 0 BART-COL-002-CTLFireability-2024-00
[lola][I] time limit : 899 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 1 (type EXCL) for BART-COL-002-CTLFireability-2024-00
[lola][I] result : true
[lola][I] markings : 17424
[lola][I] fired transitions : 76434
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 10 (type EXCL) for 9 BART-COL-002-CTLFireability-2024-03
[lola][I] time limit : 1199 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 10 (type EXCL) for BART-COL-002-CTLFireability-2024-03
[lola][I] result : true
[lola][I] markings : 93
[lola][I] fired transitions : 116
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 50 (type EXCL) for 49 BART-COL-002-CTLFireability-2024-15
[lola][I] time limit : 1798 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 59 (type EQUN) for BART-COL-002-CTLFireability-2024-01
[lola][I] result : unknown
[lola][I] FINISHED task # 50 (type EXCL) for BART-COL-002-CTLFireability-2024-15
[lola][I] result : true
[lola][I] markings : 17161
[lola][I] fired transitions : 114725
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 47 (type EXCL) for 46 BART-COL-002-CTLFireability-2024-14
[lola][I] time limit : 3597 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 47 (type EXCL) for BART-COL-002-CTLFireability-2024-14
[lola][I] result : false
[lola][I] markings : 17337
[lola][I] fired transitions : 61951
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168600378"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-002.tgz
mv BART-COL-002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;