About the Execution of LoLA for BART-COL-002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16113.951 | 53391.00 | 82530.00 | 255.40 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620168600377.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BART-COL-002, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620168600377
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 652K
-rw-r--r-- 1 mcc users 9.4K Apr 12 21:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 12 21:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 21:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 21:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 22:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 111K Apr 12 22:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 21:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 12 21:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 184K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-002-CTLCardinality-2024-00
FORMULA_NAME BART-COL-002-CTLCardinality-2024-01
FORMULA_NAME BART-COL-002-CTLCardinality-2024-02
FORMULA_NAME BART-COL-002-CTLCardinality-2024-03
FORMULA_NAME BART-COL-002-CTLCardinality-2024-04
FORMULA_NAME BART-COL-002-CTLCardinality-2024-05
FORMULA_NAME BART-COL-002-CTLCardinality-2024-06
FORMULA_NAME BART-COL-002-CTLCardinality-2024-07
FORMULA_NAME BART-COL-002-CTLCardinality-2024-08
FORMULA_NAME BART-COL-002-CTLCardinality-2024-09
FORMULA_NAME BART-COL-002-CTLCardinality-2024-10
FORMULA_NAME BART-COL-002-CTLCardinality-2024-11
FORMULA_NAME BART-COL-002-CTLCardinality-2024-12
FORMULA_NAME BART-COL-002-CTLCardinality-2024-13
FORMULA_NAME BART-COL-002-CTLCardinality-2024-14
FORMULA_NAME BART-COL-002-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717148600368
BK_STOP 1717148653759
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 0 BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 0 BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 0 BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for BART-COL-002-CTLCardinality-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for BART-COL-002-CTLCardinality-2024-00 (obsolete)
[[35mlola[0m][I] Places: 10865, Transitions: 646
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-00: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-04: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 5 (type CNST) for 0 BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 BART-COL-002-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 BART-COL-002-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 BART-COL-002-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 5 (type CNST) for BART-COL-002-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 242 transitions removed,10329 places removed
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for BART-COL-002-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for BART-COL-002-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for BART-COL-002-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 BART-COL-002-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for BART-COL-002-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 BART-COL-002-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 BART-COL-002-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 BART-COL-002-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for BART-COL-002-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for BART-COL-002-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for BART-COL-002-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 BART-COL-002-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for BART-COL-002-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 BART-COL-002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for BART-COL-002-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17424
[[35mlola[0m][I] fired transitions : 53328
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 BART-COL-002-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for BART-COL-002-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 BART-COL-002-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for BART-COL-002-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 BART-COL-002-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for BART-COL-002-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 7 BART-COL-002-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BART-COL-002-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 73
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 7 BART-COL-002-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for BART-COL-002-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for 3 clusters
[[35mlola[0m][I] Time for checking findlow: 23
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-04: F false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-05: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBART-COL-002-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-11: CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-12: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBART-COL-002-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BART-COL-002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-002"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BART-COL-002, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620168600377"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-002.tgz
mv BART-COL-002 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;