About the Execution of LoLA for Angiogenesis-PT-15
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 284556.00 | 0.00 | 0.00 | ???FF???F?F??F?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r027-smll-171620167900028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Angiogenesis-PT-15, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r027-smll-171620167900028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 492K
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 17:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 19:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Apr 11 19:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Apr 11 19:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Apr 11 19:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 33K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-00
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-01
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-02
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-03
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-04
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-05
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-06
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-07
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-08
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-09
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-10
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-11
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-12
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-13
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-14
FORMULA_NAME Angiogenesis-PT-15-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717010112151
FORMULA Angiogenesis-PT-15-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-15-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-15-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-15-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Angiogenesis-PT-15-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717010396707
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 Angiogenesis-PT-15-LTLFireability-03
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for Angiogenesis-PT-15-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 36 Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 36 Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 36 Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for Angiogenesis-PT-15-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for Angiogenesis-PT-15-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 Angiogenesis-PT-15-LTLFireability-13
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for Angiogenesis-PT-15-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 Angiogenesis-PT-15-LTLFireability-10
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for Angiogenesis-PT-15-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 Angiogenesis-PT-15-LTLFireability-09
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 16 Angiogenesis-PT-15-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 16 Angiogenesis-PT-15-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for Angiogenesis-PT-15-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for Angiogenesis-PT-15-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for Angiogenesis-PT-15-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for Angiogenesis-PT-15-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for Angiogenesis-PT-15-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1624513
[[35mlola[0m][I] fired transitions : 3381147
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 11
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 Angiogenesis-PT-15-LTLFireability-06
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 1/359 5/2000 Angiogenesis-PT-15-LTLFireability-06 745395 m, 149079 m/sec, 1493509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 6/359 21/2000 Angiogenesis-PT-15-LTLFireability-06 3152019 m, 481324 m/sec, 6458580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 11/359 34/2000 Angiogenesis-PT-15-LTLFireability-06 5136053 m, 396806 m/sec, 10778043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 16/359 46/2000 Angiogenesis-PT-15-LTLFireability-06 7148129 m, 402415 m/sec, 15417293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 21/359 58/2000 Angiogenesis-PT-15-LTLFireability-06 9032247 m, 376823 m/sec, 20005728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 26/359 70/2000 Angiogenesis-PT-15-LTLFireability-06 10848059 m, 363162 m/sec, 24531918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 31/359 82/2000 Angiogenesis-PT-15-LTLFireability-06 12665942 m, 363576 m/sec, 29074665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 36/359 93/2000 Angiogenesis-PT-15-LTLFireability-06 14454046 m, 357620 m/sec, 33566135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 41/359 104/2000 Angiogenesis-PT-15-LTLFireability-06 16192785 m, 347747 m/sec, 38039493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 46/359 115/2000 Angiogenesis-PT-15-LTLFireability-06 17823236 m, 326090 m/sec, 42196962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 51/359 126/2000 Angiogenesis-PT-15-LTLFireability-06 19537646 m, 342882 m/sec, 46613391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 56/359 136/2000 Angiogenesis-PT-15-LTLFireability-06 21221601 m, 336791 m/sec, 50991130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 61/359 147/2000 Angiogenesis-PT-15-LTLFireability-06 22937475 m, 343174 m/sec, 55440398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 66/359 158/2000 Angiogenesis-PT-15-LTLFireability-06 24556486 m, 323802 m/sec, 59657362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 71/359 168/2000 Angiogenesis-PT-15-LTLFireability-06 26156358 m, 319974 m/sec, 63841395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 76/359 178/2000 Angiogenesis-PT-15-LTLFireability-06 27759099 m, 320548 m/sec, 68021671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 81/359 189/2000 Angiogenesis-PT-15-LTLFireability-06 29360079 m, 320196 m/sec, 72223669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 86/359 199/2000 Angiogenesis-PT-15-LTLFireability-06 30919368 m, 311857 m/sec, 76328044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 91/359 208/2000 Angiogenesis-PT-15-LTLFireability-06 32480393 m, 312205 m/sec, 80430492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 96/359 219/2000 Angiogenesis-PT-15-LTLFireability-06 34061130 m, 316147 m/sec, 84566781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 101/359 229/2000 Angiogenesis-PT-15-LTLFireability-06 35614572 m, 310688 m/sec, 88675427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 106/359 238/2000 Angiogenesis-PT-15-LTLFireability-06 37164863 m, 310058 m/sec, 92774760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 111/359 248/2000 Angiogenesis-PT-15-LTLFireability-06 38730948 m, 313217 m/sec, 96905922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 116/359 258/2000 Angiogenesis-PT-15-LTLFireability-06 40272735 m, 308357 m/sec, 101000078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 121/359 268/2000 Angiogenesis-PT-15-LTLFireability-06 41833710 m, 312195 m/sec, 105144665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 126/359 278/2000 Angiogenesis-PT-15-LTLFireability-06 43355676 m, 304393 m/sec, 109210208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 131/359 288/2000 Angiogenesis-PT-15-LTLFireability-06 44863635 m, 301591 m/sec, 113233564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 136/359 297/2000 Angiogenesis-PT-15-LTLFireability-06 46401461 m, 307565 m/sec, 117314955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 141/359 307/2000 Angiogenesis-PT-15-LTLFireability-06 47902246 m, 300157 m/sec, 121323047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 146/359 317/2000 Angiogenesis-PT-15-LTLFireability-06 49407240 m, 300998 m/sec, 125328970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 151/359 326/2000 Angiogenesis-PT-15-LTLFireability-06 50916375 m, 301827 m/sec, 129386616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 156/359 336/2000 Angiogenesis-PT-15-LTLFireability-06 52411722 m, 299069 m/sec, 133377082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 161/359 346/2000 Angiogenesis-PT-15-LTLFireability-06 53916249 m, 300905 m/sec, 137385395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 166/359 355/2000 Angiogenesis-PT-15-LTLFireability-06 55392830 m, 295316 m/sec, 141404000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 171/359 365/2000 Angiogenesis-PT-15-LTLFireability-06 56901108 m, 301655 m/sec, 145393354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 176/359 374/2000 Angiogenesis-PT-15-LTLFireability-06 58378293 m, 295437 m/sec, 149342935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 181/359 383/2000 Angiogenesis-PT-15-LTLFireability-06 59838831 m, 292107 m/sec, 153285543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 186/359 393/2000 Angiogenesis-PT-15-LTLFireability-06 61295782 m, 291390 m/sec, 157231078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 191/359 402/2000 Angiogenesis-PT-15-LTLFireability-06 62745400 m, 289923 m/sec, 161145083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 196/359 411/2000 Angiogenesis-PT-15-LTLFireability-06 64226535 m, 296227 m/sec, 165096943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 201/359 421/2000 Angiogenesis-PT-15-LTLFireability-06 65715807 m, 297854 m/sec, 169122668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 206/359 431/2000 Angiogenesis-PT-15-LTLFireability-06 67227544 m, 302347 m/sec, 173144792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 211/359 440/2000 Angiogenesis-PT-15-LTLFireability-06 68734181 m, 301327 m/sec, 177198491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 216/359 449/2000 Angiogenesis-PT-15-LTLFireability-06 70172460 m, 287655 m/sec, 181092551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 221/359 459/2000 Angiogenesis-PT-15-LTLFireability-06 71626152 m, 290738 m/sec, 184990488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 226/359 468/2000 Angiogenesis-PT-15-LTLFireability-06 73120409 m, 298851 m/sec, 189025358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 231/359 477/2000 Angiogenesis-PT-15-LTLFireability-06 74553681 m, 286654 m/sec, 192916171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 236/359 487/2000 Angiogenesis-PT-15-LTLFireability-06 76025776 m, 294419 m/sec, 196847291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 241/359 496/2000 Angiogenesis-PT-15-LTLFireability-06 77486377 m, 292120 m/sec, 200779348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 246/359 505/2000 Angiogenesis-PT-15-LTLFireability-06 78918107 m, 286346 m/sec, 204658356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 251/359 514/2000 Angiogenesis-PT-15-LTLFireability-06 80350785 m, 286535 m/sec, 208533562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 256/359 523/2000 Angiogenesis-PT-15-LTLFireability-06 81768252 m, 283493 m/sec, 212402920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 261/359 533/2000 Angiogenesis-PT-15-LTLFireability-06 83198601 m, 286069 m/sec, 216297022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 266/359 542/2000 Angiogenesis-PT-15-LTLFireability-06 84667275 m, 293734 m/sec, 220271994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 271/359 551/2000 Angiogenesis-PT-15-LTLFireability-06 86112369 m, 289018 m/sec, 224145829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAngiogenesis-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Angiogenesis-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 276/359 560/2000 Angiogenesis-PT-15-LTLFireability-06 87519951 m, 281516 m/sec, 227960368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-15"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Angiogenesis-PT-15, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r027-smll-171620167900028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-15.tgz
mv Angiogenesis-PT-15 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;