Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r021-smll-171620128000154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is AirplaneLD-PT-0010, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r021-smll-171620128000154
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 12K Apr 12 03:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Apr 12 03:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 12 03:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 12 03:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 6.6K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 32K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Apr 12 03:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 170K Apr 12 03:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 03:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 12 03:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 48K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1716502732878

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-0010
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-23 22:18:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-23 22:18:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-23 22:18:55] [INFO ] Load time of PNML (sax parser for PT used): 113 ms
[2024-05-23 22:18:55] [INFO ] Transformed 89 places.
[2024-05-23 22:18:56] [INFO ] Transformed 88 transitions.
[2024-05-23 22:18:56] [INFO ] Found NUPN structural information;
[2024-05-23 22:18:56] [INFO ] Parsed PT model containing 89 places and 88 transitions and 333 arcs in 264 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 45 ms.
Working with output stream class java.io.PrintStream
Reduce places removed 32 places and 0 transitions.
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 1250 resets, run finished after 839 ms. (steps per millisecond=11 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 70 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 62 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 70 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 91 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Probably explored full state space saw : 43463 states, properties seen :0
Probabilistic random walk after 227127 steps, saw 43463 distinct states, run finished after 1295 ms. (steps per millisecond=175 ) properties seen :0
Explored full state space saw : 43463 states, properties seen :0
Exhaustive walk after 227127 steps, saw 43463 distinct states, run finished after 849 ms. (steps per millisecond=267 ) properties seen :0
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 3643 ms.
starting LoLA
BK_INPUT AirplaneLD-PT-0010
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716502740902

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 AirplaneLD-PT-0010-ReachabilityCardinality-2024-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-01
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 AirplaneLD-PT-0010-ReachabilityCardinality-2024-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-11
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 AirplaneLD-PT-0010-ReachabilityCardinality-2024-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 19 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-06
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 AirplaneLD-PT-0010-ReachabilityCardinality-2024-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 40 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-13
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 25 (type CNST) for 24 AirplaneLD-PT-0010-ReachabilityCardinality-2024-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 AirplaneLD-PT-0010-ReachabilityCardinality-2024-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 43 (type CNST) for 42 AirplaneLD-PT-0010-ReachabilityCardinality-2024-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 54 (type EXCL) for 6 AirplaneLD-PT-0010-ReachabilityCardinality-2024-02
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 43 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-14
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 0 AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 28 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-09
lola: result : true
lola: FINISHED task # 25 (type CNST) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 50 (type FNDP) for 6 AirplaneLD-PT-0010-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type EQUN) for 6 AirplaneLD-PT-0010-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 179
lola: fired transitions : 246
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 50 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 51 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 61 (type EXCL) for 0 AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type EQUN) for 0 AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 0 AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 48 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 49 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 60 (type SRCH) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 48 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
lola: fired transitions : 5880
lola: tried executions : 5881
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 49 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-00
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type EXCL) for 9 AirplaneLD-PT-0010-ReachabilityCardinality-2024-03
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type EQUN) for 12 AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type SRCH) for 12 AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 12 AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 463
lola: fired transitions : 642
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 12 AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 75 (type SRCH) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 80 (type FNDP) for 45 AirplaneLD-PT-0010-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-68.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-51.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 74 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 8369
lola: fired transitions : 9077
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 73 (type SRCH) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 93 (type EXCL) for 36 AirplaneLD-PT-0010-ReachabilityCardinality-2024-12
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 87 (type FNDP) for 21 AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type EQUN) for 21 AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 93 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-12
lola: result : false
lola: markings : 74
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 100 (type EXCL) for 30 AirplaneLD-PT-0010-ReachabilityCardinality-2024-10
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: FINISHED task # 100 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 48
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 15 AirplaneLD-PT-0010-ReachabilityCardinality-2024-05
lola: time limit : 1200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-05
lola: result : false
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 104 (type EXCL) for 21 AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
lola: time limit : 1800 sec
lola: memory limit: 32 pages
lola: FINISHED task # 104 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 87 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 101 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-07 (obsolete)

lola: sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-101.sara.LAUNCH task # 89 (type EXCL) for 45 AirplaneLD-PT-0010-ReachabilityCardinality-2024-15

lola: time limit : 3600 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 85 (type EQUN) for 45 AirplaneLD-PT-0010-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: LAUNCH task # 88 (type SRCH) for 45 AirplaneLD-PT-0010-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 87 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-07
lola: result : unknown
lola: fired transitions : 725
lola: tried executions : 364
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 89 (type EXCL) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-15
lola: result : false
lola: markings : 24
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 85 (type EQUN) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 88 (type SRCH) for AirplaneLD-PT-0010-ReachabilityCardinality-2024-15 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0010-ReachabilityCardinality-2024-00: EF false tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-01: INITIAL true preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-02: EF false tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-03: AG true tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-04: AG true tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-05: EF false tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-06: INITIAL false preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-07: AG true tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-08: INITIAL true preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-09: INITIAL true preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-10: AG true tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-11: INITIAL false preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-12: AG true tandem / relaxed
AirplaneLD-PT-0010-ReachabilityCardinality-2024-13: INITIAL false preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-14: INITIAL false preprocessing
AirplaneLD-PT-0010-ReachabilityCardinality-2024-15: EF false tandem / relaxed


Time elapsed: 0 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0010"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is AirplaneLD-PT-0010, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r021-smll-171620128000154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0010.tgz
mv AirplaneLD-PT-0010 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;