About the Execution of 2023-gold for AirplaneLD-COL-0500
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12628.451 | 68123.00 | 210926.00 | 678.80 | TFTFFTFTTTFFTTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r021-smll-171620128000134.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r021-smll-171620128000134
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 6.4K Apr 12 03:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Apr 12 03:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Apr 12 03:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 03:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 12 04:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Apr 12 04:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 109K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-06
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-07
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-09
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-12
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-13
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1716497885942
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-0500
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-23 20:58:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-23 20:58:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-23 20:58:09] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-23 20:58:09] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-23 20:58:10] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 907 ms
[2024-05-23 20:58:10] [INFO ] Detected 3 constant HL places corresponding to 1502 PT places.
[2024-05-23 20:58:10] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 3519 PT places and 6012.0 transition bindings in 34 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 34 ms.
Working with output stream class java.io.PrintStream
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-23 20:58:10] [INFO ] Built PT skeleton of HLPN with 20 places and 15 transitions 56 arcs in 6 ms.
[2024-05-23 20:58:10] [INFO ] Skeletonized 15 HLPN properties in 2 ms.
Remains 15 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 17 stabilizing places and 15 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 17 transition count 15
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
[2024-05-23 20:58:10] [INFO ] Flatten gal took : 24 ms
[2024-05-23 20:58:10] [INFO ] Flatten gal took : 5 ms
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-08 TRUE TECHNIQUES CPN_APPROX
Symmetric sort wr.t. initial and guards and successors and join/free detected :Altitude
Symmetric sort wr.t. initial detected :Altitude
Transition t3_2 : guard parameter $A(Altitude:1000) in guard (OR (GEQ $A 499) (EQ $A 999))introduces in Altitude(1000) partition with 2 elements
Transition t3_1 : guard parameter $A(Altitude:1000) in guard (AND (LT $A 499) (NEQ $A 999))introduces in Altitude(1000) partition with 2 elements
Sort wr.t. initial and guards Altitude has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Altitude domain size was 1000 reducing to 2 values.
For transition t3_2:(OR (GEQ $A 499) (EQ $A 999)) -> (EQ $A 1)
For transition t3_1:(AND (LT $A 499) (NEQ $A 999)) -> (EQ $A 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Speed
Symmetric sort wr.t. initial detected :Speed
Transition t5_2 : guard parameter $S(Speed:500) in guard (OR (LEQ $S 249) (EQ $S 499))introduces in Speed(500) partition with 2 elements
Transition t5_1 : guard parameter $S(Speed:500) in guard (AND (GT $S 249) (NEQ $S 499))introduces in Speed(500) partition with 2 elements
Transition t4_2 : guard parameter $S(Speed:500) in guard (OR (LEQ $S 249) (EQ $S 499))introduces in Speed(500) partition with 2 elements
Transition t4_1 : guard parameter $S(Speed:500) in guard (AND (GT $S 249) (NEQ $S 499))introduces in Speed(500) partition with 2 elements
Sort wr.t. initial and guards Speed has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Speed domain size was 500 reducing to 2 values.
For transition t5_2:(OR (LEQ $S 249) (EQ $S 499)) -> (EQ $S 1)
For transition t5_1:(AND (GT $S 249) (NEQ $S 499)) -> (EQ $S 0)
For transition t4_2:(OR (LEQ $S 249) (EQ $S 499)) -> (EQ $S 1)
For transition t4_1:(AND (GT $S 249) (NEQ $S 499)) -> (EQ $S 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Signal
Arc [19:1*[1]] contains constants of sort Signal
Transition t5_2 : constants on arcs in [[19:1*[1]]] introduces in Signal(2) partition with 1 elements that refines current partition to 2 subsets.
Symmetric sort wr.t. initial and guards and successors and join/free detected :Weight
Symmetric sort wr.t. initial detected :Weight
Transition t2_2 : guard parameter $W(Weight:2) in guard (EQ $W 1)introduces in Weight(2) partition with 2 elements
[2024-05-23 20:58:10] [INFO ] Unfolded HLPN to a Petri net with 29 places and 20 transitions 56 arcs in 44 ms.
[2024-05-23 20:58:10] [INFO ] Unfolded 15 HLPN properties in 0 ms.
Reduce places removed 6 places and 0 transitions.
Incomplete random walk after 10000 steps, including 1260 resets, run finished after 1108 ms. (steps per millisecond=9 ) properties (out of 14) seen :4
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 263 resets, run finished after 99 ms. (steps per millisecond=101 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 235 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 232 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 245 resets, run finished after 138 ms. (steps per millisecond=72 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 243 resets, run finished after 149 ms. (steps per millisecond=67 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 235 resets, run finished after 114 ms. (steps per millisecond=87 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 263 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 246 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 238 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 222 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 10) seen :0
Running SMT prover for 10 properties.
// Phase 1: matrix 20 rows 23 cols
[2024-05-23 20:58:12] [INFO ] Computed 3 invariants in 7 ms
[2024-05-23 20:58:13] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2024-05-23 20:58:13] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2024-05-23 20:58:13] [INFO ] After 285ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:9
[2024-05-23 20:58:13] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2024-05-23 20:58:13] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2024-05-23 20:58:13] [INFO ] After 180ms SMT Verify possible using all constraints in natural domain returned unsat :10 sat :0
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-09 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-04 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 10 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 3 ms.
All properties solved without resorting to model-checking.
Total runtime 4010 ms.
starting LoLA
BK_INPUT AirplaneLD-COL-0500
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1716497954065
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type SKEL/CNST) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-2024-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 20 (type SKEL/CNST) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-06
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 52 (type SKEL/FNDP) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/EQUN) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SKEL/SRCH) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SKEL/SRCH) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 85 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 52 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 83 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 86 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 57 (type SKEL/FNDP) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/EQUN) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type SKEL/SRCH) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type SKEL/SRCH) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 111 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 60 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 110 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 99 (type SKEL/FNDP) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type SKEL/EQUN) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 138 (type SKEL/SRCH) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SKEL/SRCH) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-83.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-60.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 99 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 57 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 138 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.
rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 139 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 106 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 104 (type SKEL/FNDP) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SKEL/EQUN) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 153 (type SKEL/SRCH) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 154 (type SKEL/SRCH) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 106 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 153 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 104 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 120 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 154 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 82 (type SKEL/FNDP) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SKEL/EQUN) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SKEL/FNDP) for 12 AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SKEL/SRCH) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 118 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
lola: TR BINDINGS DONE
lola: Places: 3519, Transitions: 4008
lola: result : false
lola: markings : 45
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 82 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 96 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-14 (obsolete)
lola: LAUNCH task # 70 (type SKEL/FNDP) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: sara: LAUNCH task # 79 (type SKEL/EQUN) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: try reading problem file /home/mcc/execution/ReachabilityCardinality-120.sara.
time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SKEL/SRCH) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 117 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 70 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 79 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 49 (type SKEL/FNDP) for 9 AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/EQUN) for 9 AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SKEL/SRCH) for 9 AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: error: :7: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 60 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 92 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 5
lola: fired transitions : 4
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 88 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 98 (type SKEL/FNDP) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SKEL/EQUN) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type SKEL/SRCH) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-08
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-79.sara.
lola: FINISHED task # 120 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-88.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 70 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 142 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 109 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-00 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-96.sara.
lola: LAUNCH task # 108 (type SKEL/FNDP) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 128 (type SKEL/EQUN) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SKEL/SRCH) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 98 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: result : unknown
lola: fired transitions : 36741
lola: tried executions : 36742
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 109 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-00
lola: result : unknown
lola: FINISHED task # 147 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 108 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 128 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 77 (type SKEL/FNDP) for 39 AirplaneLD-COL-0500-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SKEL/FNDP) for 3 AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/EQUN) for 39 AirplaneLD-COL-0500-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans t2_1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans SampleRW
lola: @ trans getAlt
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-101.sara.
lola: FINISHED task # 108 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
lola: FINISHED task # 88 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-03
lola: result : false
lola: @ trans t3_2
lola: FINISHED task # 128 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: FINISHED task # 79 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: result : true
lola: FINISHED task # 101 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-13
lola: result : false
lola: CANCELED task # 77 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 61 (type SKEL/FNDP) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/EQUN) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-13
lola: result : unknown
lola: fired transitions : 44761
lola: tried executions : 22382
lola: time used : 0.000000
lola: memory pages used : 0
lola: @ trans t4_1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans t1_2
lola: @ trans t1_1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.
sara: place or transition ordering is non-deterministic
lola: @ trans SpeedLW
lola: @ trans t5_2
lola: @ trans t5_1
lola: @ trans t2_2
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: FINISHED task # 62 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-12
lola: result : false
lola: CANCELED task # 61 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-12 (obsolete)
lola: @ trans t4_2
lola: LAUNCH task # 65 (type SKEL/FNDP) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/EQUN) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 96 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-14
lola: result : false
lola: FINISHED task # 94 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-09
lola: result : false
lola: CANCELED task # 65 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 114 (type SKEL/FNDP) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SKEL/EQUN) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-09
lola: result : unknown
lola: fired transitions : 48489
lola: tried executions : 48490
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-127.sara.
lola: FINISHED task # 127 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-07
lola: result : false
lola: CANCELED task # 114 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 130 (type SKEL/EQUN) for 12 AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 151 (type SKEL/SRCH) for 12 AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 114 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-07
lola: result : unknown
lola: fired transitions : 8105
lola: tried executions : 902
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 151 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 93
lola: fired transitions : 239
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 103 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 130 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 115 (type SKEL/EQUN) for 3 AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/SRCH) for 3 AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type SKEL/SRCH) for 3 AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 103 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: result : unknown
lola: fired transitions : 91732
lola: tried executions : 11559
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 135 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 100 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 115 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 134 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-115.sara.
lola: FINISHED task # 100 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: result : unknown
lola: fired transitions : 294075
lola: tried executions : 147039
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 115 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-130.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 130 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF 0 0 0 0 4 0 0 1
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG 0 0 0 0 3 0 0 2
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-02 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-07 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-14 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-03 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-01 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-13 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-12 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-2024-04 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 167 (type EXCL) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 886 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 163 (type FNDP) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 164 (type EQUN) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 166 (type SRCH) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 163 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 164 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 166 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 167 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-164.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 173 (type EXCL) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 1181 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 169 (type FNDP) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 170 (type EQUN) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 172 (type SRCH) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 172 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 169 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 170 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 173 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 179 (type EXCL) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 1771 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 175 (type FNDP) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 176 (type EQUN) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 178 (type SRCH) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 178 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 175 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 176 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 179 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15 (obsolete)
lola: FINISHED task # 179 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 169 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 164 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-10
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-170.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-176.sara.
lola: FINISHED task # 175 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 176 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-15
lola: result : true
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 170 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-05
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 186 (type EXCL) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 3542 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 182 (type FNDP) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 183 (type EQUN) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 185 (type SRCH) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 185 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 182 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 183 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 186 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-2024-11 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-2024-00: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-01: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-03: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-04: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-05: EF true tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-2024-07: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-09: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-10: AG false findpath
AirplaneLD-COL-0500-ReachabilityCardinality-2024-11: AG false tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-13: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-2024-14: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-2024-15: EF true tandem / insertion
Time elapsed: 59 secs. Pages in use: 3
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-183.sara.
sara: place or transition ordering is non-deterministic
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0500"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r021-smll-171620128000134"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0500.tgz
mv AirplaneLD-COL-0500 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;