Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r021-smll-171620128000114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is AirplaneLD-COL-0020, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r021-smll-171620128000114
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 8.9K Apr 12 03:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Apr 12 03:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Apr 12 03:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 28K Apr 12 03:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 03:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 12 03:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Apr 12 03:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 41K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-00
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-01
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-02
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-04
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-06
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-09
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-11
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-12
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-13
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
FORMULA_NAME AirplaneLD-COL-0020-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1716496515796

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-0020
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-23 20:35:18] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-23 20:35:18] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-23 20:35:18] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-23 20:35:19] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-23 20:35:20] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1200 ms
[2024-05-23 20:35:20] [INFO ] Detected 3 constant HL places corresponding to 62 PT places.
[2024-05-23 20:35:20] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 159 PT places and 252.0 transition bindings in 42 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 82 ms.
Working with output stream class java.io.PrintStream
[2024-05-23 20:35:20] [INFO ] Built PT skeleton of HLPN with 20 places and 15 transitions 56 arcs in 8 ms.
[2024-05-23 20:35:20] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 17 stabilizing places and 15 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 17 transition count 15
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
[2024-05-23 20:35:20] [INFO ] Flatten gal took : 51 ms
[2024-05-23 20:35:20] [INFO ] Flatten gal took : 13 ms
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-09 TRUE TECHNIQUES CPN_APPROX
Symmetric sort wr.t. initial and guards and successors and join/free detected :Altitude
Symmetric sort wr.t. initial detected :Altitude
Transition t3_2 : guard parameter $A(Altitude:40) in guard (OR (GEQ $A 19) (EQ $A 39))introduces in Altitude(40) partition with 2 elements
Transition t3_1 : guard parameter $A(Altitude:40) in guard (AND (LT $A 19) (NEQ $A 39))introduces in Altitude(40) partition with 2 elements
Sort wr.t. initial and guards Altitude has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Altitude domain size was 40 reducing to 2 values.
For transition t3_2:(OR (GEQ $A 19) (EQ $A 39)) -> (EQ $A 1)
For transition t3_1:(AND (LT $A 19) (NEQ $A 39)) -> (EQ $A 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Speed
Symmetric sort wr.t. initial detected :Speed
Transition t5_2 : guard parameter $S(Speed:20) in guard (OR (LEQ $S 9) (EQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t5_1 : guard parameter $S(Speed:20) in guard (AND (GT $S 9) (NEQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t4_2 : guard parameter $S(Speed:20) in guard (OR (LEQ $S 9) (EQ $S 19))introduces in Speed(20) partition with 2 elements
Transition t4_1 : guard parameter $S(Speed:20) in guard (AND (GT $S 9) (NEQ $S 19))introduces in Speed(20) partition with 2 elements
Sort wr.t. initial and guards Speed has partition 2
Applying symmetric unfolding of partitioned symmetric sort :Speed domain size was 20 reducing to 2 values.
For transition t5_2:(OR (LEQ $S 9) (EQ $S 19)) -> (EQ $S 1)
For transition t5_1:(AND (GT $S 9) (NEQ $S 19)) -> (EQ $S 0)
For transition t4_2:(OR (LEQ $S 9) (EQ $S 19)) -> (EQ $S 1)
For transition t4_1:(AND (GT $S 9) (NEQ $S 19)) -> (EQ $S 0)
Symmetric sort wr.t. initial and guards and successors and join/free detected :Signal
Arc [19:1*[1]] contains constants of sort Signal
Transition t5_2 : constants on arcs in [[19:1*[1]]] introduces in Signal(2) partition with 1 elements that refines current partition to 2 subsets.
Symmetric sort wr.t. initial and guards and successors and join/free detected :Weight
Symmetric sort wr.t. initial detected :Weight
Transition t2_2 : guard parameter $W(Weight:2) in guard (EQ $W 1)introduces in Weight(2) partition with 2 elements
[2024-05-23 20:35:20] [INFO ] Unfolded HLPN to a Petri net with 29 places and 20 transitions 56 arcs in 58 ms.
[2024-05-23 20:35:20] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Reduce places removed 6 places and 0 transitions.
Incomplete random walk after 10000 steps, including 1261 resets, run finished after 1284 ms. (steps per millisecond=7 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 24 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 23 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 23 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 23 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 26 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 24 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 24 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 22 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 21 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 24 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 22 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 24 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 24 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 24 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 24 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 15) seen :0
Probably explored full state space saw : 485 states, properties seen :0
Probabilistic random walk after 2105 steps, saw 485 distinct states, run finished after 51 ms. (steps per millisecond=41 ) properties seen :0
Explored full state space saw : 485 states, properties seen :0
Exhaustive walk after 2105 steps, saw 485 distinct states, run finished after 27 ms. (steps per millisecond=77 ) properties seen :0
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-10 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-06 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 3544 ms.
starting LoLA
BK_INPUT AirplaneLD-COL-0020
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0020-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716496526220

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type SKEL/FNDP) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: TR BINDINGS
lola: LAUNCH task # 57 (type SKEL/EQUN) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/SRCH) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SKEL/SRCH) for 45 AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 95 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: result : false
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: TR BINDINGS DONE
lola: Places: 159, Transitions: 168
lola: FINISHED task # 94 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: result : false
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 56 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 57 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 67 (type SKEL/FNDP) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/EQUN) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SKEL/SRCH) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SKEL/SRCH) for 24 AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 139 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: result : false
lola: markings : 93
lola: fired transitions : 239
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 67 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 68 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 140 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type SKEL/FNDP) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/EQUN) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type SKEL/SRCH) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SKEL/SRCH) for 9 AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans t2_1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 56 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15
lola: result : unknown
lola: fired transitions : 7606
lola: tried executions : 2537
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: FINISHED task # 136 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 93
lola: fired transitions : 239
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 53 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 69 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 137 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 155 (type SKEL/FNDP) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 156 (type SKEL/EQUN) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 158 (type SKEL/SRCH) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 159 (type SKEL/SRCH) for 15 AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 158 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: result : false
lola: markings : 20
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 155 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 156 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 159 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 91 (type SKEL/FNDP) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SKEL/EQUN) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SKEL/SRCH) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SKEL/SRCH) for 21 AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 115 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 91 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 92 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 116 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 88 (type SKEL/FNDP) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SKEL/EQUN) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SKEL/SRCH) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type SKEL/SRCH) for 42 AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans t5_2
lola: @ trans t5_1
lola: FINISHED task # 131 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: result : false
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 88 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 89 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 130 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 (obsolete)
lola: @ trans t2_2
lola: LAUNCH task # 60 (type SKEL/FNDP) for 6 AirplaneLD-COL-0020-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/EQUN) for 6 AirplaneLD-COL-0020-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/FNDP) for 12 AirplaneLD-COL-0020-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/EQUN) for 12 AirplaneLD-COL-0020-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans t3_1
lola: FINISHED task # 53 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: result : unknown
lola: fired transitions : 20709
lola: tried executions : 2609
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-68.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-92.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-61.sara.

sara: place or transition ordering is non-deterministic


sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: FINISHED task # 61 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-02
lola: result : false
lola: CANCELED task # 60 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 73 (type SKEL/FNDP) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 33 AirplaneLD-COL-0020-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-02
lola: result : unknown
lola: fired transitions : 11181
lola: tried executions : 5592
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.

lola: FINISHED task # 69 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03
lola: result : false
lola: FINISHED task # 89 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14
lola: result : false
lola: FINISHED task # 68 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08
lola: result : false
lola: FINISHED task # 92 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-74.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: FINISHED task # 64 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-04
lola: result : false
lola: CANCELED task # 63 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 110 (type SKEL/FNDP) for 36 AirplaneLD-COL-0020-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SKEL/EQUN) for 36 AirplaneLD-COL-0020-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-156.sara.
lola: FINISHED task # 63 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-04
lola: result : unknown
lola: fired transitions : 121916
lola: tried executions : 40640
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 74 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-11
lola: result : false
lola: CANCELED task # 73 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 84 (type SKEL/FNDP) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SKEL/EQUN) for 39 AirplaneLD-COL-0020-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-11
lola: result : unknown
lola: fired transitions : 130241
lola: tried executions : 65122
lola: time used : 0.000000
lola: memory pages used : 0

lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: FINISHED task # 156 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-05
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 AirplaneLD-COL-0020-ReachabilityCardinality-2024-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-85.sara.

lola: Rule S: 0 transitions removed,0 places removed
lola: FINISHED task # 117 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-12
lola: result : false
lola: FINISHED task # 85 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-13
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 AirplaneLD-COL-0020-ReachabilityCardinality-2024-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: CANCELED task # 84 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 110 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-12 (obsolete)
lola: LAUNCH task # 149 (type SKEL/FNDP) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 161 (type SKEL/EQUN) for 18 AirplaneLD-COL-0020-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-13
lola: result : unknown
lola: fired transitions : 365635
lola: tried executions : 182819
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 1 (type CNST) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-00
lola: result : true
lola: LAUNCH task # 50 (type SKEL/FNDP) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 28 (type CNST) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-09
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-161.sara.

lola: LAUNCH task # 77 (type SKEL/FNDP) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 110 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-12
lola: result : unknown
lola: fired transitions : 264163
lola: tried executions : 44029
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 161 (type SKEL/EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-06
lola: result : false
lola: CANCELED task # 149 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 70 (type SKEL/EQUN) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SKEL/SRCH) for 3 AirplaneLD-COL-0020-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-57.sara.
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-02 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-03 stopped (result already fixed).
lola: FINISHED task # 149 (type SKEL/FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-06
lola: result : unknown
lola: fired transitions : 97425
lola: tried executions : 48714
lola: time used : 0.000000
lola: memory pages used : 0
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-07 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-04 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-08 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-11 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-12 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-13 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-15 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-14 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-06 stopped (result already fixed).
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-70.sara.

lola: FINISHED task # 134 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-01
lola: result : false
lola: markings : 69
lola: fired transitions : 151
lola: time used : 1.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: CANCELED task # 50 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 70 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-01 (obsolete)
lola: planning for AirplaneLD-COL-0020-ReachabilityCardinality-2024-01 stopped (result already fixed).
lola: LAUNCH task # 78 (type SKEL/EQUN) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 108 (type SKEL/SRCH) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 109 (type SKEL/SRCH) for 30 AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 109 (type SKEL/SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 78 (type EQUN) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 108 (type SRCH) for AirplaneLD-COL-0020-ReachabilityCardinality-2024-10 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0020-ReachabilityCardinality-2024-00: AG true preprocessing
AirplaneLD-COL-0020-ReachabilityCardinality-2024-01: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-2024-02: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-03: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-2024-04: EF false skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-05: EF false skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-2024-06: EF false skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-07: EF false skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-2024-08: AG true skeleton: tandem / insertion
AirplaneLD-COL-0020-ReachabilityCardinality-2024-09: AG true preprocessing
AirplaneLD-COL-0020-ReachabilityCardinality-2024-10: AG true skeleton: tandem / relaxed
AirplaneLD-COL-0020-ReachabilityCardinality-2024-11: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-12: AG true skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-13: EF false skeleton: state equation
AirplaneLD-COL-0020-ReachabilityCardinality-2024-14: AG true skeleton: tandem / relaxed
AirplaneLD-COL-0020-ReachabilityCardinality-2024-15: AG true skeleton: tandem / insertion


Time elapsed: 3 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0020"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is AirplaneLD-COL-0020, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r021-smll-171620128000114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0020.tgz
mv AirplaneLD-COL-0020 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;