About the Execution of LoLA for Anderson-PT-06
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
6350.712 | 610980.00 | 615105.00 | 2282.50 | FFTF?TFFFFFFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119200332.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Anderson-PT-06, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119200332
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 732K
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 15:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 12 15:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 12 15:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 12 15:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 302K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Anderson-PT-06-LTLFireability-00
FORMULA_NAME Anderson-PT-06-LTLFireability-01
FORMULA_NAME Anderson-PT-06-LTLFireability-02
FORMULA_NAME Anderson-PT-06-LTLFireability-03
FORMULA_NAME Anderson-PT-06-LTLFireability-04
FORMULA_NAME Anderson-PT-06-LTLFireability-05
FORMULA_NAME Anderson-PT-06-LTLFireability-06
FORMULA_NAME Anderson-PT-06-LTLFireability-07
FORMULA_NAME Anderson-PT-06-LTLFireability-08
FORMULA_NAME Anderson-PT-06-LTLFireability-09
FORMULA_NAME Anderson-PT-06-LTLFireability-10
FORMULA_NAME Anderson-PT-06-LTLFireability-11
FORMULA_NAME Anderson-PT-06-LTLFireability-12
FORMULA_NAME Anderson-PT-06-LTLFireability-13
FORMULA_NAME Anderson-PT-06-LTLFireability-14
FORMULA_NAME Anderson-PT-06-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717209466349
FORMULA Anderson-PT-06-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Anderson-PT-06-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mAnderson-PT-06-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mAnderson-PT-06-LTLFireability-04: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mAnderson-PT-06-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 610 secs. Pages in use: 282
BK_STOP 1717210077329
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 22 Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 22 Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 22 Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for Anderson-PT-06-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for Anderson-PT-06-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 Anderson-PT-06-LTLFireability-03
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for Anderson-PT-06-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 Anderson-PT-06-LTLFireability-10
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for Anderson-PT-06-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 39 Anderson-PT-06-LTLFireability-09
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for Anderson-PT-06-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 Anderson-PT-06-LTLFireability-00
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for Anderson-PT-06-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-06-01 02:37:47] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 Anderson-PT-06-LTLFireability-07
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 32 Anderson-PT-06-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 32 Anderson-PT-06-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for Anderson-PT-06-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for Anderson-PT-06-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for Anderson-PT-06-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for Anderson-PT-06-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for Anderson-PT-06-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31036
[[35mlola[0m][I] fired transitions : 45725
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 Anderson-PT-06-LTLFireability-14
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for Anderson-PT-06-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 Anderson-PT-06-LTLFireability-13
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for Anderson-PT-06-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 60 Anderson-PT-06-LTLFireability-12
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for Anderson-PT-06-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 Anderson-PT-06-LTLFireability-05
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for Anderson-PT-06-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 Anderson-PT-06-LTLFireability-04
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 4/599 5/2000 Anderson-PT-06-LTLFireability-04 613875 m, 122775 m/sec, 1557874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 9/599 9/2000 Anderson-PT-06-LTLFireability-04 1284060 m, 134037 m/sec, 3556471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 14/599 13/2000 Anderson-PT-06-LTLFireability-04 1836549 m, 110497 m/sec, 5290309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 19/599 17/2000 Anderson-PT-06-LTLFireability-04 2427360 m, 118162 m/sec, 7223217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 24/599 21/2000 Anderson-PT-06-LTLFireability-04 2993400 m, 113208 m/sec, 9150651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 29/599 25/2000 Anderson-PT-06-LTLFireability-04 3498072 m, 100934 m/sec, 10937792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 34/599 29/2000 Anderson-PT-06-LTLFireability-04 4032189 m, 106823 m/sec, 12906620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 39/599 32/2000 Anderson-PT-06-LTLFireability-04 4554007 m, 104363 m/sec, 14848343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 44/599 36/2000 Anderson-PT-06-LTLFireability-04 5062234 m, 101645 m/sec, 16795760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 49/599 39/2000 Anderson-PT-06-LTLFireability-04 5579167 m, 103386 m/sec, 18814416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 54/599 43/2000 Anderson-PT-06-LTLFireability-04 6082088 m, 100584 m/sec, 20837242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 59/599 46/2000 Anderson-PT-06-LTLFireability-04 6575685 m, 98719 m/sec, 22859415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 64/599 50/2000 Anderson-PT-06-LTLFireability-04 7060673 m, 96997 m/sec, 24912842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 69/599 53/2000 Anderson-PT-06-LTLFireability-04 7540935 m, 96052 m/sec, 26970284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 74/599 57/2000 Anderson-PT-06-LTLFireability-04 8013875 m, 94588 m/sec, 28997192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 79/599 60/2000 Anderson-PT-06-LTLFireability-04 8480202 m, 93265 m/sec, 31033870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 84/599 63/2000 Anderson-PT-06-LTLFireability-04 8942108 m, 92381 m/sec, 33089557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 89/599 66/2000 Anderson-PT-06-LTLFireability-04 9400047 m, 91587 m/sec, 35079757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 94/599 69/2000 Anderson-PT-06-LTLFireability-04 9849124 m, 89815 m/sec, 37092865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 99/599 72/2000 Anderson-PT-06-LTLFireability-04 10293232 m, 88821 m/sec, 39086202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 104/599 76/2000 Anderson-PT-06-LTLFireability-04 10732186 m, 87790 m/sec, 41083146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 109/599 79/2000 Anderson-PT-06-LTLFireability-04 11166808 m, 86924 m/sec, 43068254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 114/599 82/2000 Anderson-PT-06-LTLFireability-04 11598091 m, 86256 m/sec, 45058842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 119/599 85/2000 Anderson-PT-06-LTLFireability-04 12023075 m, 84996 m/sec, 46997590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 124/599 88/2000 Anderson-PT-06-LTLFireability-04 12444766 m, 84338 m/sec, 48944810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 129/599 91/2000 Anderson-PT-06-LTLFireability-04 12860901 m, 83227 m/sec, 50916508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 134/599 94/2000 Anderson-PT-06-LTLFireability-04 13273537 m, 82527 m/sec, 52859517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 139/599 96/2000 Anderson-PT-06-LTLFireability-04 13681371 m, 81566 m/sec, 54795879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 144/599 99/2000 Anderson-PT-06-LTLFireability-04 14087330 m, 81191 m/sec, 56725524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 149/599 102/2000 Anderson-PT-06-LTLFireability-04 14488779 m, 80289 m/sec, 58668326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 154/599 105/2000 Anderson-PT-06-LTLFireability-04 14886232 m, 79490 m/sec, 60605012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 159/599 108/2000 Anderson-PT-06-LTLFireability-04 15280403 m, 78834 m/sec, 62543111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 164/599 111/2000 Anderson-PT-06-LTLFireability-04 15671629 m, 78245 m/sec, 64518898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 169/599 113/2000 Anderson-PT-06-LTLFireability-04 16058902 m, 77454 m/sec, 66479971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 174/599 116/2000 Anderson-PT-06-LTLFireability-04 16441788 m, 76577 m/sec, 68438728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 179/599 119/2000 Anderson-PT-06-LTLFireability-04 16821546 m, 75951 m/sec, 70392978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 184/599 121/2000 Anderson-PT-06-LTLFireability-04 17196062 m, 74903 m/sec, 72332567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 189/599 124/2000 Anderson-PT-06-LTLFireability-04 17565895 m, 73966 m/sec, 74285841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 194/599 127/2000 Anderson-PT-06-LTLFireability-04 17932917 m, 73404 m/sec, 76244434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 199/599 129/2000 Anderson-PT-06-LTLFireability-04 18295925 m, 72601 m/sec, 78210996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 204/599 132/2000 Anderson-PT-06-LTLFireability-04 18657141 m, 72243 m/sec, 80153903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 209/599 134/2000 Anderson-PT-06-LTLFireability-04 19014241 m, 71420 m/sec, 82115112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 214/599 137/2000 Anderson-PT-06-LTLFireability-04 19374144 m, 71980 m/sec, 84116391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 219/599 139/2000 Anderson-PT-06-LTLFireability-04 19706818 m, 66534 m/sec, 86098358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 224/599 142/2000 Anderson-PT-06-LTLFireability-04 20029748 m, 64586 m/sec, 88076616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 229/599 144/2000 Anderson-PT-06-LTLFireability-04 20333462 m, 60742 m/sec, 90007961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 234/599 146/2000 Anderson-PT-06-LTLFireability-04 20608278 m, 54963 m/sec, 91875271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 239/599 147/2000 Anderson-PT-06-LTLFireability-04 20855903 m, 49525 m/sec, 93711163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 244/599 149/2000 Anderson-PT-06-LTLFireability-04 21100726 m, 48964 m/sec, 95548266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 249/599 151/2000 Anderson-PT-06-LTLFireability-04 21363127 m, 52480 m/sec, 97420312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 254/599 153/2000 Anderson-PT-06-LTLFireability-04 21634943 m, 54363 m/sec, 99289218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 259/599 155/2000 Anderson-PT-06-LTLFireability-04 21905199 m, 54051 m/sec, 101207070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 264/599 157/2000 Anderson-PT-06-LTLFireability-04 22165075 m, 51975 m/sec, 103104942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 269/599 158/2000 Anderson-PT-06-LTLFireability-04 22415116 m, 50008 m/sec, 105022676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 274/599 160/2000 Anderson-PT-06-LTLFireability-04 22640865 m, 45149 m/sec, 106881764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 279/599 161/2000 Anderson-PT-06-LTLFireability-04 22836743 m, 39175 m/sec, 108710547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 284/599 162/2000 Anderson-PT-06-LTLFireability-04 23011837 m, 35018 m/sec, 110531102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 289/599 163/2000 Anderson-PT-06-LTLFireability-04 23146113 m, 26855 m/sec, 112293047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 294/599 164/2000 Anderson-PT-06-LTLFireability-04 23254359 m, 21649 m/sec, 114020102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 299/599 164/2000 Anderson-PT-06-LTLFireability-04 23313671 m, 11862 m/sec, 115647276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 304/599 165/2000 Anderson-PT-06-LTLFireability-04 23337333 m, 4732 m/sec, 117249360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 309/599 167/2000 Anderson-PT-06-LTLFireability-04 23632122 m, 58957 m/sec, 118917323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 314/599 170/2000 Anderson-PT-06-LTLFireability-04 24187686 m, 111112 m/sec, 120914510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 319/599 173/2000 Anderson-PT-06-LTLFireability-04 24676278 m, 97718 m/sec, 122968887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 324/599 176/2000 Anderson-PT-06-LTLFireability-04 25130486 m, 90841 m/sec, 125042482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 329/599 179/2000 Anderson-PT-06-LTLFireability-04 25559476 m, 85798 m/sec, 127130261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 334/599 182/2000 Anderson-PT-06-LTLFireability-04 25957371 m, 79579 m/sec, 129184705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 339/599 184/2000 Anderson-PT-06-LTLFireability-04 26343331 m, 77192 m/sec, 131256579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 344/599 187/2000 Anderson-PT-06-LTLFireability-04 26718738 m, 75081 m/sec, 133344564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 349/599 189/2000 Anderson-PT-06-LTLFireability-04 27086198 m, 73492 m/sec, 135450237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 354/599 191/2000 Anderson-PT-06-LTLFireability-04 27443024 m, 71365 m/sec, 137568836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 359/599 193/2000 Anderson-PT-06-LTLFireability-04 27792824 m, 69960 m/sec, 139697410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 364/599 196/2000 Anderson-PT-06-LTLFireability-04 28136609 m, 68757 m/sec, 141836420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 369/599 198/2000 Anderson-PT-06-LTLFireability-04 28473218 m, 67321 m/sec, 143975547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 374/599 200/2000 Anderson-PT-06-LTLFireability-04 28804373 m, 66231 m/sec, 146136198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 379/599 202/2000 Anderson-PT-06-LTLFireability-04 29131610 m, 65447 m/sec, 148289103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 384/599 204/2000 Anderson-PT-06-LTLFireability-04 29450700 m, 63818 m/sec, 150445658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 389/599 206/2000 Anderson-PT-06-LTLFireability-04 29766249 m, 63109 m/sec, 152604749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 394/599 208/2000 Anderson-PT-06-LTLFireability-04 30079308 m, 62611 m/sec, 154766513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 399/599 210/2000 Anderson-PT-06-LTLFireability-04 30387941 m, 61726 m/sec, 156933100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 404/599 212/2000 Anderson-PT-06-LTLFireability-04 30694486 m, 61309 m/sec, 159097978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 409/599 214/2000 Anderson-PT-06-LTLFireability-04 30996014 m, 60305 m/sec, 161265083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 414/599 216/2000 Anderson-PT-06-LTLFireability-04 31295547 m, 59906 m/sec, 163435182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 419/599 218/2000 Anderson-PT-06-LTLFireability-04 31590593 m, 59009 m/sec, 165607173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 424/599 220/2000 Anderson-PT-06-LTLFireability-04 31881650 m, 58211 m/sec, 167781814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 429/599 222/2000 Anderson-PT-06-LTLFireability-04 32168379 m, 57345 m/sec, 169957316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 434/599 224/2000 Anderson-PT-06-LTLFireability-04 32451995 m, 56723 m/sec, 172142325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 439/599 225/2000 Anderson-PT-06-LTLFireability-04 32734208 m, 56442 m/sec, 174337077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 444/599 227/2000 Anderson-PT-06-LTLFireability-04 33012972 m, 55752 m/sec, 176541444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 449/599 229/2000 Anderson-PT-06-LTLFireability-04 33286614 m, 54728 m/sec, 178736712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 454/599 231/2000 Anderson-PT-06-LTLFireability-04 33558754 m, 54428 m/sec, 180942399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 459/599 233/2000 Anderson-PT-06-LTLFireability-04 33826678 m, 53584 m/sec, 183156367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 464/599 234/2000 Anderson-PT-06-LTLFireability-04 34094772 m, 53618 m/sec, 185376795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 469/599 236/2000 Anderson-PT-06-LTLFireability-04 34358779 m, 52801 m/sec, 187604389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 474/599 238/2000 Anderson-PT-06-LTLFireability-04 34621541 m, 52552 m/sec, 189827416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 479/599 239/2000 Anderson-PT-06-LTLFireability-04 34881930 m, 52077 m/sec, 192053016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 484/599 241/2000 Anderson-PT-06-LTLFireability-04 35140798 m, 51773 m/sec, 194284111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 489/599 243/2000 Anderson-PT-06-LTLFireability-04 35396367 m, 51113 m/sec, 196509905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 494/599 244/2000 Anderson-PT-06-LTLFireability-04 35649980 m, 50722 m/sec, 198734636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 499/599 246/2000 Anderson-PT-06-LTLFireability-04 35902461 m, 50496 m/sec, 200961717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 504/599 248/2000 Anderson-PT-06-LTLFireability-04 36152079 m, 49923 m/sec, 203196584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 509/599 249/2000 Anderson-PT-06-LTLFireability-04 36400427 m, 49669 m/sec, 205431599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 514/599 251/2000 Anderson-PT-06-LTLFireability-04 36646382 m, 49191 m/sec, 207671550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 519/599 252/2000 Anderson-PT-06-LTLFireability-04 36891246 m, 48972 m/sec, 209919061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 524/599 254/2000 Anderson-PT-06-LTLFireability-04 37134385 m, 48627 m/sec, 212160804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 529/599 255/2000 Anderson-PT-06-LTLFireability-04 37374492 m, 48021 m/sec, 214416080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 534/599 257/2000 Anderson-PT-06-LTLFireability-04 37612567 m, 47615 m/sec, 216666721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 539/599 259/2000 Anderson-PT-06-LTLFireability-04 37848864 m, 47259 m/sec, 218916797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 544/599 260/2000 Anderson-PT-06-LTLFireability-04 38083185 m, 46864 m/sec, 221178274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 549/599 262/2000 Anderson-PT-06-LTLFireability-04 38317617 m, 46886 m/sec, 223442883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 554/599 263/2000 Anderson-PT-06-LTLFireability-04 38549201 m, 46316 m/sec, 225718831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 559/599 265/2000 Anderson-PT-06-LTLFireability-04 38779419 m, 46043 m/sec, 227996212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 564/599 266/2000 Anderson-PT-06-LTLFireability-04 39004840 m, 45084 m/sec, 230279472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 569/599 267/2000 Anderson-PT-06-LTLFireability-04 39227961 m, 44624 m/sec, 232568854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 574/599 269/2000 Anderson-PT-06-LTLFireability-04 39446818 m, 43771 m/sec, 234880508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 579/599 270/2000 Anderson-PT-06-LTLFireability-04 39664129 m, 43462 m/sec, 237233562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 584/599 272/2000 Anderson-PT-06-LTLFireability-04 39874841 m, 42142 m/sec, 239594623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 589/599 273/2000 Anderson-PT-06-LTLFireability-04 40074338 m, 39899 m/sec, 241925652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 594/599 274/2000 Anderson-PT-06-LTLFireability-04 40264353 m, 38003 m/sec, 244241556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 599/599 275/2000 Anderson-PT-06-LTLFireability-04 40448400 m, 36809 m/sec, 246562046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for Anderson-PT-06-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 Anderson-PT-06-LTLFireability-02
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 Anderson-PT-06-LTLFireability-04
[[35mlola[0m][I] time limit : 2995 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for Anderson-PT-06-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for Anderson-PT-06-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mAnderson-PT-06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mAnderson-PT-06-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Anderson-PT-06-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 Anderson-PT-06-LTLFireability-01
[[35mlola[0m][I] time limit : 747 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for Anderson-PT-06-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 97
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 Anderson-PT-06-LTLFireability-00
[[35mlola[0m][I] time limit : 996 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for Anderson-PT-06-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 Anderson-PT-06-LTLFireability-15
[[35mlola[0m][I] time limit : 1495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for Anderson-PT-06-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Anderson-PT-06-LTLFireability-11
[[35mlola[0m][I] time limit : 2990 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Anderson-PT-06-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Anderson-PT-06"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Anderson-PT-06, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119200332"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Anderson-PT-06.tgz
mv Anderson-PT-06 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;