fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r005-smll-171620119100308
Last Updated
July 7, 2024

About the Execution of LoLA for AirplaneLD-PT-4000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16193.684 556305.00 1404885.00 1820.60 ??F?F????F?T??T? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119100308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-PT-4000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119100308
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 88M
-rw-r--r-- 1 mcc users 1.9M Apr 12 10:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 5.6M Apr 12 10:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9M Apr 12 07:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 12 07:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.4M Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 900K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.7M Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.0M Apr 12 16:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16M Apr 12 16:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3M Apr 12 13:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18M Apr 12 13:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 191K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 358K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 18M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-00
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-01
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-02
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-03
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-04
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-05
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-06
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-07
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-08
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-09
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-10
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-11
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-12
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-13
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-14
FORMULA_NAME AirplaneLD-PT-4000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717205880328

FORMULA AirplaneLD-PT-4000-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717206436633

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLFireability.xml
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 60 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 65 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 70 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 75 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 80 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 85 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 90 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 95 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 100 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 105 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 110 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 115 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 120 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 125 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 130 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 135 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 140 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 145 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 150 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 155 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 160 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 165 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 170 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 175 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 180 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 185 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 190 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 195 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 200 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 205 secs. Pages in use: 0
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] NOTDEADLOCKFREE
[lola][I] LAUNCH task # 50 (type CNST) for 49 AirplaneLD-PT-4000-LTLFireability-11
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 50 (type CNST) for AirplaneLD-PT-4000-LTLFireability-11
[lola][I] result : true
[lola][I] LAUNCH task # 64 (type SKEL/SRCH) for 12 AirplaneLD-PT-4000-LTLFireability-04
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 64 (type SKEL/SRCH) for AirplaneLD-PT-4000-LTLFireability-04
[lola][I] result : false
[lola][I] markings : 8
[lola][I] fired transitions : 8
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 210 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] LAUNCH task # 42 (type CNST) for 39 AirplaneLD-PT-4000-LTLFireability-09
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 42 (type CNST) for AirplaneLD-PT-4000-LTLFireability-09
[lola][I] result : false
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 215 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 220 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 225 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] LAUNCH task # 66 (type SKEL/SRCH) for 58 AirplaneLD-PT-4000-LTLFireability-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 66 (type SKEL/SRCH) for AirplaneLD-PT-4000-LTLFireability-14
[lola][I] result : true
[lola][I] markings : 126
[lola][I] fired transitions : 198
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 230 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 235 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 240 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 245 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 250 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 255 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 260 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 265 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 270 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 275 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 280 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 285 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 290 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 295 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 300 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 305 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 310 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 315 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 320 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 325 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 330 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 335 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 340 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 345 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 350 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 355 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 360 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 365 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 370 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 375 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 380 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 385 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 390 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 395 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 400 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 405 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 410 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 415 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 420 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 425 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 430 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 435 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 440 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 445 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 450 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 455 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 460 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-06-01 01:45:44] [status_logger] string pointer is null
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 465 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] planning for AirplaneLD-PT-4000-LTLFireability-14 stopped (result already fixed).
[*** LOG ERROR #0002 ***] [2024-06-01 01:45:49] [status_logger] string pointer is null
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 470 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 475 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0004 ***] [2024-06-01 01:45:57] [status_logger] string pointer is null
[lola][I] LAUNCH task # 70 (type EXCL) for 6 AirplaneLD-PT-4000-LTLFireability-02
[lola][I] time limit : 240 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 68 (type FNDP) for 6 AirplaneLD-PT-4000-LTLFireability-02
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 69 (type EQUN) for 6 AirplaneLD-PT-4000-LTLFireability-02
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 70 (type EXCL) for AirplaneLD-PT-4000-LTLFireability-02
[lola][I] result : true
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 68 (type FNDP) for AirplaneLD-PT-4000-LTLFireability-02 (obsolete)
[lola][W] CANCELED task # 69 (type EQUN) for AirplaneLD-PT-4000-LTLFireability-02 (obsolete)
[lola][I] FINISHED task # 69 (type EQUN) for AirplaneLD-PT-4000-LTLFireability-02
[lola][I] result : unknown
[lola][I] FINISHED task # 68 (type FNDP) for AirplaneLD-PT-4000-LTLFireability-02
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 2
[lola][I] memory pages used : 0
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 480 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 485 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 490 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 495 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 500 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 505 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 510 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 515 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 520 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 525 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 530 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 535 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 540 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 545 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] AirplaneLD-PT-4000-LTLFireability-02: AG false state space
[lola][.] AirplaneLD-PT-4000-LTLFireability-04: CONJ false skeleton: LTL model checker
[lola][.] AirplaneLD-PT-4000-LTLFireability-09: CONJ false preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-11: INITIAL true preprocessing
[lola][.] AirplaneLD-PT-4000-LTLFireability-14: LTL true skeleton: LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] AirplaneLD-PT-4000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] AirplaneLD-PT-4000-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 550 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-4000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-4000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119100308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-4000.tgz
mv AirplaneLD-PT-4000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;