MCC'2024- Execution of r005-smll-171620119100305

About the Execution of LoLA for AirplaneLD-PT-4000

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16198.275	408118.00	902219.00	1193.90	?FFFF???T??T?F?F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119100305.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-PT-4000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119100305
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 88M
-rw-r--r-- 1 mcc users 1.9M Apr 12 10:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 5.6M Apr 12 10:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9M Apr 12 07:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 12 07:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.4M Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 3.4M Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 900K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.7M Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.0M Apr 12 16:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16M Apr 12 16:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3M Apr 12 13:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18M Apr 12 13:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 191K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 358K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 18M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717204869618

FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717205277736

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 6 AirplaneLD-PT-4000-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/SRCH) for 9 AirplaneLD-PT-4000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 AirplaneLD-PT-4000-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 AirplaneLD-PT-4000-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/FNDP) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/EQUN) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for AirplaneLD-PT-4000-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 AirplaneLD-PT-4000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for AirplaneLD-PT-4000-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 55 (type FNDP) for AirplaneLD-PT-4000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for AirplaneLD-PT-4000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for AirplaneLD-PT-4000-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/FNDP) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/EQUN) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] planning for AirplaneLD-PT-4000-CTLCardinality-2024-02 stopped (result already fixed).
[[35mlola[0m][I] planning for AirplaneLD-PT-4000-CTLCardinality-2024-03 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 18 AirplaneLD-PT-4000-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 39 AirplaneLD-PT-4000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 485
[[35mlola[0m][I] fired transitions : 1620
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 39 AirplaneLD-PT-4000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 49 AirplaneLD-PT-4000-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-06-01 01:26:49] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-06-01 01:26:51] [status_logger] string pointer is null
[[35mlola[0m][I] planning for AirplaneLD-PT-4000-CTLCardinality-2024-15 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-11: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 33 AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for AirplaneLD-PT-4000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for AirplaneLD-PT-4000-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for AirplaneLD-PT-4000-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-02: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-03: CTL false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-4000-CTLCardinality-2024-11: EF true state space[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-13: CONJ false skeleton: CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-4000-CTLCardinality-2024-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-4000-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-4000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-4000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119100305"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-4000.tgz
mv AirplaneLD-PT-4000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;