About the Execution of LoLA for AirplaneLD-PT-2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13226.655 | 3600000.00 | 1488937.00 | 11704.70 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r005-smll-171620119100297.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is AirplaneLD-PT-2000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r005-smll-171620119100297
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 48M
-rw-r--r-- 1 mcc users 2.0M Apr 12 06:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 6.7M Apr 12 06:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 729K Apr 12 04:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 3.9M Apr 12 04:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 382K Apr 22 14:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 962K Apr 22 14:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 382K Apr 22 14:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 22 14:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8M Apr 12 10:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 13M Apr 12 10:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 994K Apr 12 08:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 5.1M Apr 12 08:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 107K Apr 22 14:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 191K Apr 22 14:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 8.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-00
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-01
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-02
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-03
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-04
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-05
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-06
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-07
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-08
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-09
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-10
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-11
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-12
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-13
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-14
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717200371788
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 21 AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 21 AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/EQUN) for 21 AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 21 AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/EQUN) for AirplaneLD-PT-2000-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 67 (type SRCH) for AirplaneLD-PT-2000-CTLCardinality-2024-07 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 AirplaneLD-PT-2000-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 AirplaneLD-PT-2000-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 62 (type CNST) for 61 AirplaneLD-PT-2000-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 52 AirplaneLD-PT-2000-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 62 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 AirplaneLD-PT-2000-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 AirplaneLD-PT-2000-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type CNST) for 58 AirplaneLD-PT-2000-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 AirplaneLD-PT-2000-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 59 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 AirplaneLD-PT-2000-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 40 AirplaneLD-PT-2000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-06-01 00:07:54] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 AirplaneLD-PT-2000-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for AirplaneLD-PT-2000-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-PT-2000-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 580 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 2/580 1/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 14292 m, 2858 m/sec, 29354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 7/580 2/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 37365 m, 4614 m/sec, 88086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 12/580 2/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 64718 m, 5470 m/sec, 149724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 17/580 3/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 91535 m, 5363 m/sec, 210581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 22/580 4/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 112089 m, 4110 m/sec, 264929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 27/580 5/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 139884 m, 5559 m/sec, 340878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 32/580 6/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 173175 m, 6658 m/sec, 423792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 37/580 7/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 216603 m, 8685 m/sec, 524549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 42/580 8/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 257903 m, 8260 m/sec, 625600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 47/580 10/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 301451 m, 8709 m/sec, 723009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 52/580 11/2000 AirplaneLD-PT-2000-CTLCardinality-2024-01 334428 m, 6595 m/sec, 809229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 336518
[[35mlola[0m][I] fired transitions : 817804
[[35mlola[0m][I] time used : 53
[[35mlola[0m][I] memory pages used : 11
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 AirplaneLD-PT-2000-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 686 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 AirplaneLD-PT-2000-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 857 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8005
[[35mlola[0m][I] fired transitions : 8004
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 AirplaneLD-PT-2000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 1143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 2/1143 1/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 24723 m, 4944 m/sec, 43154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 7/1143 3/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 65759 m, 8207 m/sec, 153217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 12/1143 4/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 110973 m, 9042 m/sec, 263810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 17/1143 5/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 155536 m, 8912 m/sec, 373085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 22/1143 7/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 200387 m, 8970 m/sec, 481605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 27/1143 8/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 241250 m, 8172 m/sec, 591906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 32/1143 9/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 288137 m, 9377 m/sec, 701829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 37/1143 10/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 334703 m, 9313 m/sec, 803164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 42/1143 11/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 373743 m, 7808 m/sec, 896635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 47/1143 12/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 413440 m, 7939 m/sec, 988471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 52/1143 13/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 451942 m, 7700 m/sec, 1082309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 57/1143 14/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 486962 m, 7004 m/sec, 1175270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 62/1143 15/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 522990 m, 7205 m/sec, 1267155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 67/1143 16/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 560095 m, 7421 m/sec, 1361604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 72/1143 17/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 597765 m, 7534 m/sec, 1454938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 77/1143 18/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 636781 m, 7803 m/sec, 1546438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 82/1143 19/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 677133 m, 8070 m/sec, 1637977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 87/1143 20/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 716978 m, 7969 m/sec, 1730785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 92/1143 21/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 755448 m, 7694 m/sec, 1824091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 97/1143 22/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 793217 m, 7553 m/sec, 1918129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 102/1143 23/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 831723 m, 7701 m/sec, 2010645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 107/1143 24/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 872085 m, 8072 m/sec, 2103395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 112/1143 25/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 909276 m, 7438 m/sec, 2200141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 117/1143 25/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 945777 m, 7300 m/sec, 2295781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 122/1143 27/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 991630 m, 9170 m/sec, 2385331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 127/1143 27/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1027281 m, 7130 m/sec, 2480812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 132/1143 28/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1065175 m, 7578 m/sec, 2577003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 137/1143 29/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1102922 m, 7549 m/sec, 2671082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 142/1143 30/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1143009 m, 8017 m/sec, 2765184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 147/1143 31/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1181444 m, 7687 m/sec, 2859154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 152/1143 32/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1219617 m, 7634 m/sec, 2953778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 157/1143 33/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1260410 m, 8158 m/sec, 3047121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 162/1143 34/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1301004 m, 8118 m/sec, 3140058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 167/1143 35/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1340253 m, 7849 m/sec, 3231412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 172/1143 36/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1379646 m, 7878 m/sec, 3325766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 177/1143 37/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1414960 m, 7062 m/sec, 3420294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 182/1143 38/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1451592 m, 7326 m/sec, 3514011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 187/1143 39/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1488321 m, 7345 m/sec, 3610013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 192/1143 40/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1528062 m, 7948 m/sec, 3702895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 197/1143 41/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1566821 m, 7751 m/sec, 3796629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 202/1143 42/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1607693 m, 8174 m/sec, 3887381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 207/1143 43/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1647708 m, 8003 m/sec, 3979481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 212/1143 44/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1685600 m, 7578 m/sec, 4073151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 217/1143 44/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1723403 m, 7560 m/sec, 4168024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 222/1143 45/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1763096 m, 7938 m/sec, 4259854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 227/1143 46/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1802272 m, 7835 m/sec, 4355697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 232/1143 47/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1837995 m, 7144 m/sec, 4451513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 237/1143 48/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1876033 m, 7607 m/sec, 4547600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 242/1143 49/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1913798 m, 7553 m/sec, 4642802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 247/1143 50/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1956789 m, 8598 m/sec, 4730384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 252/1143 51/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 1993930 m, 7428 m/sec, 4827121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 257/1143 52/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2034156 m, 8045 m/sec, 4919932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 262/1143 53/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2072528 m, 7674 m/sec, 5013906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 267/1143 54/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2110141 m, 7522 m/sec, 5109016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 272/1143 55/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2149829 m, 7937 m/sec, 5201392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 277/1143 56/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2190878 m, 8209 m/sec, 5295272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 282/1143 57/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2226086 m, 7041 m/sec, 5392292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 287/1143 58/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2272600 m, 9302 m/sec, 5480319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 292/1143 59/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2308044 m, 7088 m/sec, 5576803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 297/1143 60/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2344330 m, 7257 m/sec, 5671299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 302/1143 61/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2381869 m, 7507 m/sec, 5767975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 307/1143 61/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2420998 m, 7825 m/sec, 5862283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 312/1143 62/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2459863 m, 7773 m/sec, 5955477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 317/1143 63/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2498138 m, 7655 m/sec, 6050009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 322/1143 64/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2537154 m, 7803 m/sec, 6143743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 327/1143 65/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2578793 m, 8327 m/sec, 6236350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 332/1143 66/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2617632 m, 7767 m/sec, 6328907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 337/1143 67/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2657486 m, 7970 m/sec, 6420960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 342/1143 68/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2696179 m, 7738 m/sec, 6516752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 347/1143 69/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2731466 m, 7057 m/sec, 6610896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 352/1143 70/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2768905 m, 7487 m/sec, 6705294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 357/1143 71/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2806569 m, 7532 m/sec, 6801531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 362/1143 72/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2847707 m, 8227 m/sec, 6896309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 367/1143 73/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2887671 m, 7992 m/sec, 6988192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 372/1143 74/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2927945 m, 8054 m/sec, 7080174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 377/1143 75/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 2966425 m, 7696 m/sec, 7174465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 382/1143 76/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3003877 m, 7490 m/sec, 7269239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 387/1143 77/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3043365 m, 7897 m/sec, 7361324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 392/1143 78/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3084315 m, 8190 m/sec, 7454880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 397/1143 79/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3119588 m, 7054 m/sec, 7551342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 402/1143 79/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3156552 m, 7392 m/sec, 7646525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 407/1143 80/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3193715 m, 7432 m/sec, 7743421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 412/1143 81/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3237839 m, 8824 m/sec, 7830904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 417/1143 82/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3275557 m, 7543 m/sec, 7927978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 422/1143 83/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3314179 m, 7724 m/sec, 8021435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 427/1143 84/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3353519 m, 7868 m/sec, 8115552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 432/1143 85/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3391699 m, 7636 m/sec, 8209733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 437/1143 86/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3430219 m, 7704 m/sec, 8303026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 442/1143 87/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3471195 m, 8195 m/sec, 8396621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 447/1143 88/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3507902 m, 7341 m/sec, 8493677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 452/1143 89/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3552437 m, 8907 m/sec, 8581569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 457/1143 90/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3589872 m, 7487 m/sec, 8676900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 462/1143 91/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3625447 m, 7115 m/sec, 8772020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 467/1143 92/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3663088 m, 7528 m/sec, 8866918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 472/1143 93/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3700405 m, 7463 m/sec, 8961894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 477/1143 94/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3741237 m, 8166 m/sec, 9055212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 482/1143 95/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3778913 m, 7535 m/sec, 9149234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 487/1143 96/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3816940 m, 7605 m/sec, 9244550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 492/1143 97/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3859565 m, 8525 m/sec, 9335110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 497/1143 98/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3897097 m, 7506 m/sec, 9428506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 502/1143 99/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3936884 m, 7957 m/sec, 9521232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 507/1143 100/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 3977445 m, 8112 m/sec, 9614256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 512/1143 100/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4013223 m, 7155 m/sec, 9710241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 517/1143 101/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4049796 m, 7314 m/sec, 9805333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 522/1143 102/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4086790 m, 7398 m/sec, 9901514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 527/1143 103/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4126642 m, 7970 m/sec, 9995404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 532/1143 104/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4166466 m, 7964 m/sec, 10087835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 537/1143 105/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4206811 m, 8069 m/sec, 10179946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 542/1143 106/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4246698 m, 7977 m/sec, 10274383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 547/1143 107/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4285133 m, 7687 m/sec, 10367858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 552/1143 108/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4323128 m, 7599 m/sec, 10462096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 557/1143 109/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4363172 m, 8008 m/sec, 10554409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 562/1143 110/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4401468 m, 7659 m/sec, 10649824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 567/1143 111/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4437325 m, 7171 m/sec, 10746212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 572/1143 112/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4475017 m, 7538 m/sec, 10842441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 577/1143 113/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4518737 m, 8744 m/sec, 10930274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 582/1143 114/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4556242 m, 7501 m/sec, 11025456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 587/1143 115/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4593644 m, 7480 m/sec, 11121349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 592/1143 116/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4634925 m, 8256 m/sec, 11214661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 597/1143 117/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4672019 m, 7418 m/sec, 11308208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 602/1143 117/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4709703 m, 7536 m/sec, 11403417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 607/1143 118/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4749715 m, 8002 m/sec, 11495685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 612/1143 119/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4789489 m, 7954 m/sec, 11591347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 617/1143 120/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4830940 m, 8290 m/sec, 11681190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 622/1143 121/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4871035 m, 8019 m/sec, 11774258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 627/1143 122/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4906964 m, 7185 m/sec, 11870627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 632/1143 123/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4943357 m, 7278 m/sec, 11965094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 637/1143 124/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 4980478 m, 7424 m/sec, 12061679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 642/1143 125/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5019784 m, 7861 m/sec, 12154998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 647/1143 126/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5058858 m, 7814 m/sec, 12248786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 652/1143 127/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5096838 m, 7596 m/sec, 12344520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 657/1143 128/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5139725 m, 8577 m/sec, 12435093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 662/1143 129/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5178821 m, 7819 m/sec, 12527871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 667/1143 130/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5216702 m, 7576 m/sec, 12622080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 672/1143 131/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5256395 m, 7938 m/sec, 12713908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 677/1143 132/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5294879 m, 7696 m/sec, 12809471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 682/1143 133/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5330668 m, 7157 m/sec, 12905316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 687/1143 133/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5366087 m, 7083 m/sec, 12993551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 692/1143 134/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5403717 m, 7526 m/sec, 13091834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 697/1143 135/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5443838 m, 8024 m/sec, 13185327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 702/1143 136/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5485558 m, 8344 m/sec, 13277568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 707/1143 137/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5525797 m, 8047 m/sec, 13371955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 712/1143 138/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5564788 m, 7798 m/sec, 13466511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 717/1143 139/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5602858 m, 7614 m/sec, 13562419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 722/1143 140/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5643179 m, 8064 m/sec, 13655516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 727/1143 141/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5683177 m, 7999 m/sec, 13752061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 732/1143 142/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5719091 m, 7182 m/sec, 13848879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 737/1143 143/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5757313 m, 7644 m/sec, 13946043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 742/1143 144/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5801033 m, 8744 m/sec, 14034874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 747/1143 145/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5838841 m, 7561 m/sec, 14130619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 752/1143 146/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5876606 m, 7553 m/sec, 14226624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 757/1143 147/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5917408 m, 8160 m/sec, 14320873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 762/1143 148/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5955904 m, 7699 m/sec, 14415642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 767/1143 149/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 5994106 m, 7640 m/sec, 14510568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 772/1143 150/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6034795 m, 8137 m/sec, 14603768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 777/1143 151/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6072477 m, 7536 m/sec, 14701266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 782/1143 152/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6117310 m, 8966 m/sec, 14790426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 787/1143 153/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6154911 m, 7520 m/sec, 14886329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 792/1143 154/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6190829 m, 7183 m/sec, 14982900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 797/1143 155/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6228629 m, 7560 m/sec, 15080102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 802/1143 156/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6268094 m, 7893 m/sec, 15175259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 807/1143 156/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6307640 m, 7909 m/sec, 15270023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 812/1143 157/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6346119 m, 7695 m/sec, 15366734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 817/1143 158/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6387282 m, 8232 m/sec, 15460965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 822/1143 159/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6428999 m, 8343 m/sec, 15555628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 827/1143 160/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6469406 m, 8081 m/sec, 15648394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 832/1143 161/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6509114 m, 7941 m/sec, 15745622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 837/1143 162/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6545314 m, 7240 m/sec, 15842675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 842/1143 163/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6583180 m, 7573 m/sec, 15940051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 847/1143 164/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6622205 m, 7805 m/sec, 16034700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 852/1143 165/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6661815 m, 7922 m/sec, 16129282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 857/1143 166/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6699993 m, 7635 m/sec, 16225587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 862/1143 167/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6743507 m, 8702 m/sec, 16317236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 867/1143 168/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6782179 m, 7734 m/sec, 16412754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 872/1143 169/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6822740 m, 8112 m/sec, 16506756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 877/1143 170/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6863421 m, 8136 m/sec, 16602625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 882/1143 171/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6898947 m, 7105 m/sec, 16699793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 887/1143 172/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6937260 m, 7662 m/sec, 16796803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 892/1143 173/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 6975756 m, 7699 m/sec, 16893169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 897/1143 174/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7016295 m, 8107 m/sec, 16989149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 902/1143 175/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7059052 m, 8551 m/sec, 17082442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 907/1143 176/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7098676 m, 7924 m/sec, 17176884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 912/1143 177/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7136961 m, 7657 m/sec, 17273424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 917/1143 178/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7177054 m, 8018 m/sec, 17366464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 922/1143 179/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7218011 m, 8191 m/sec, 17461343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 927/1143 180/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7253414 m, 7080 m/sec, 17558386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 932/1143 181/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7291116 m, 7540 m/sec, 17654690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 937/1143 181/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7329519 m, 7680 m/sec, 17751822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 942/1143 182/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7369953 m, 8086 m/sec, 17845327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 947/1143 183/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7410817 m, 8172 m/sec, 17937933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 952/1143 184/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7452057 m, 8248 m/sec, 18032547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 957/1143 185/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7490288 m, 7646 m/sec, 18127006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 962/1143 186/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7528611 m, 7664 m/sec, 18222382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 967/1143 187/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7569529 m, 8183 m/sec, 18315898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 972/1143 188/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7607359 m, 7566 m/sec, 18414517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 977/1143 189/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7644550 m, 7438 m/sec, 18511306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 982/1143 190/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7682379 m, 7565 m/sec, 18609277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 987/1143 191/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7726746 m, 8873 m/sec, 18698413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 992/1143 192/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7764390 m, 7528 m/sec, 18796468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 997/1143 193/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7806378 m, 8397 m/sec, 18890974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1002/1143 194/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7844507 m, 7625 m/sec, 18986354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1007/1143 195/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7883326 m, 7763 m/sec, 19082644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1012/1143 196/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7924464 m, 8227 m/sec, 19176461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1017/1143 197/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7962018 m, 7510 m/sec, 19274742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1022/1143 198/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 7999201 m, 7436 m/sec, 19371576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1027/1143 199/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8044441 m, 9048 m/sec, 19462560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1032/1143 200/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8081624 m, 7436 m/sec, 19559363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1037/1143 201/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8119391 m, 7553 m/sec, 19657189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1042/1143 202/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8161239 m, 8369 m/sec, 19752079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1047/1143 203/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8199835 m, 7719 m/sec, 19847916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1052/1143 204/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8238289 m, 7690 m/sec, 19943245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1057/1143 205/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8279917 m, 8325 m/sec, 20037734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1062/1143 206/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8316806 m, 7377 m/sec, 20136213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1067/1143 207/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8363777 m, 9394 m/sec, 20225867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1072/1143 208/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8399261 m, 7096 m/sec, 20323347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1077/1143 209/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8436408 m, 7429 m/sec, 20420032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1082/1143 209/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8474424 m, 7603 m/sec, 20517953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1087/1143 210/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8515830 m, 8281 m/sec, 20612902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1092/1143 211/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8554545 m, 7743 m/sec, 20708246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1097/1143 212/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8593340 m, 7759 m/sec, 20803968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1102/1143 213/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8635324 m, 8396 m/sec, 20898946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1107/1143 214/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8676601 m, 8255 m/sec, 20992459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1112/1143 215/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8717425 m, 8164 m/sec, 21086343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1117/1143 216/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8753852 m, 7285 m/sec, 21185042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1122/1143 217/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8791350 m, 7499 m/sec, 21281176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1127/1143 218/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8829297 m, 7589 m/sec, 21378473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1132/1143 219/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8870714 m, 8283 m/sec, 21473655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1137/1143 220/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8909237 m, 7704 m/sec, 21569733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1142/1143 221/2000 AirplaneLD-PT-2000-CTLCardinality-2024-11 8948746 m, 7901 m/sec, 21665177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 AirplaneLD-PT-2000-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 1141 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 AirplaneLD-PT-2000-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2282 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8005
[[35mlola[0m][I] fired transitions : 8004
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 5/1141 2/5 AirplaneLD-PT-2000-CTLCardinality-2024-11 42221 m, -1781305 m/sec, 95040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 10/1141 3/5 AirplaneLD-PT-2000-CTLCardinality-2024-11 84031 m, 8362 m/sec, 197321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 15/1141 4/5 AirplaneLD-PT-2000-CTLCardinality-2024-11 124990 m, 8191 m/sec, 293832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 AirplaneLD-PT-2000-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 2262 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] AirplaneLD-PT-2000-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mAirplaneLD-PT-2000-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mAirplaneLD-PT-2000-CTLCardinality-2024-07: CONJ false skeleton: state equation[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-2000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-2000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r005-smll-171620119100297"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-2000.tgz
mv AirplaneLD-PT-2000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;